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Abstract
A multilayer metallization based upon an alloy of Titanium and Tungsten (30:70
atomic %), has been developed and evaluated. Using AES, XPS and RBS analysis
techniques, a process to simultaneously form a refractory oxy-nitride diffusion barrier
over a silicide contact has been characterized. By placing 300 Angstrom films' of Ti:W
in an 800 mTorr ammonia environment at 800C, it is been demonstrated that silicides
and oxy-nitrides of Titanium and Tungsten form in layers, with an overall thickness of
540 Angstroms. A test chip has been designed and fabricated using an nMOS process
including the new metallization. Utilizing test structures such as Van Der Pauw
resistors, Cross Bridge Kelvin Resistors and Diodes, the effectiveness of the barrier at
500C has been demonstrated and characterized.
Chapter 1: Introduction
Of singular importance to semiconductor device performance is the integrity of
the electrical and metallurgical junctions of dissimilar materials. A device such as a
transistor or diode is formed only when a functional electrical junction is achieved
during and maintained throughout the manufacturing process. While a perfect
electrical junction is not a guarantee of superior device performance, a poor
metallurgical junction can render devices inoperable. Many of the manufacturing steps
occur at elevated temperatures where metallurgical interactions are accelerated and
intensified and material interfaces become less sharp. Great care must be taken to
insure that unwanted metallurgical reactions do not eliminate the desired electrical
characteristics of a device. While it is possible to design and manufacture very large
devices which are insensitive to the effects of interracial metallurgical reactions, the
increase in device density in integrated circuits precludes such an approach.
1.1 Metallization
To form an integrated circuit (IC) from a group of essentially discrete devices
manufactured simultaneously upon the same substrate, the devices must be electrically
connected to one another. The entire process of connecting devices to conductors and
to each other through the use of conducting materials is termed metallization. While
materials other than metal are often utilized, the term
'metallization' is generic in its
application and is derived from the origins of interconnection technology, where metals
were the first conductors used. As the complexity of IC's has increased, the complexity
of the metallization technique has also increased. Currently, it is not uncommon to
have several layers of material stacked to form the conducting connection between
devices. Such structures are called multi-layer, and the process from which they are
derived, multi-layer metallization. Where, in the simplified case, a metallization scheme
may be a layer of aluminum placed directly over the top of a silicon device, an
equivalent multi-layer example may have upwards of four layers of material. An
example of such a structure is shown in Figure 1-1 below.
Field Oxide
Substrate
Top Metal
Conductor
Barrier
Plug
Contact
Active Area
Figure 1-1
A schematic representation of a multi-layer metallization scheme
positioned over top of the active area of a semiconductor device. All
four layers, Contact, Plug, Barrier and Top metal are considered to
make up the metallization.
In general, a distinction is made between two-dimensional and three-dimensional
contact structures. While a multi-layer contact has a vertical component in its structure,
its purpose is to electrically connect devices that are co-planar, and is so considered to
be a two-dimensional contact. In cases in which the devices themselves are arranged
in a vertical, or stacked manner, or where a design requires that the conducting lines
must cross over the top of one another, the resulting three-dimensional contact
structure is called multi-level. A multi-level contact structure will frequently have several
layers comprising each layer and can be extremely complex in manufacture. In this
work, only a single level multi-layer metallization will be considered.
1.2 Aluminum Based Metallization
The low resistivity of aluminum, its excellent adherence to both silicon and
silicon dioxide and the ohmic contact it makes to silicon, make it an attractive conductor
for use in a metallization scheme. Historically, aluminum has been utilized in high
volume integrated circuit manufacture and is still in wide use today. For many years,
while geometries were large and junctions deep by today's standards (much greater
than one micrometer), aluminum was utilized directly over silicon. This approach fails
for thinner junctions due to the metallurgical interaction between aluminum and silicon.
Silicon is slightly soluble in aluminum (approximately 0.5% at
400
C) and there is a
eutectic point at
577 C1 Due to the high mobility of silicon, at temperatures as low at
450
C there is appreciable movement of silicon away from the substrate and into
solution within the aluminum metallization. The unique quality of this particular binary
reaction is that aluminum is also highly mobile and is capable of filling the voids left by
the diffusing silicon. Thus, in addition to forming a binary alloy, aluminum forms spikes
which grow into the silicon substrate. An example of such spikes is shown
schematically below.
Aluminum
Al-Si Spikes'
^fH
Field Oxide
N Junction
Figure 1-2
A schematic representation of aluminum spiking through a silicon junction.
Studies indicate that silicon is able to migrate laterally as much as 15 micrometers
along the aluminum metal in just five minutes at 450 C2 and to a depth of several
micrometers. Aluminum metal passing through the junction provides a conductive path
through the junction rendering the device inoperable.
As the conductor for metallization, the use of Al-Si alloy in place of pure
aluminum has improved the spiking problem somewhat. Saturating the aluminum with
1% silicon reduces the diffusion of substrate silicon into the top metal but is unable to
stop it completely. While reducing the amount of direct diffusion, silicon readily passes
along grain boundaries within the aluminum-silicon conductor. Furthermore, at
elevated temperatures, silicon is able to precipitate from the super-saturated Al-Si alloy,
leaving slightly purer aluminum available for interaction with substrate silicon. For Very
Large Scale Integration (VLSI) and Ultra Large Scale integration (ULSI) designs, there
is no tolerance for the formation of these precipitates, and even less for the outdiffusion
of substrate silicon. As metal lines become thinner, electromigration of Al-Si 1%
becomes a factor as well. The addition of other elements into the aluminum conductor
has extended this technology further. Ternary alloys such as Al-Cu-Si, Al-Pd-Si, Al-Ti-
Si and Al-Ge-Si have all been utilized3, with varying degrees of success but no alloy
has exhibited a total suppression of aluminum spiking without the loss of the low
resistivity or the process compatibility absolutely vital for VLSI or ULSI application.
1.3 Barrier Layers
To minimize and possibly eliminate the destructive reaction between aluminum
and silicon, a thin layer of another material is placed between the two. Such a layer is
termed a barrier and its purpose is to separate both aluminum and silicon, yet allow
charge carriers to pass freely from metal to semiconductor. The interactions between
silicon and aluminum can be separated into two distinct phenomena. First, there is a
strong thermodynamic force driving the reaction between aluminum and silicon to form
intermediate compounds such as AI2Si3. Secondly, there exists a concentration
gradient pushing silicon to diffuse along aluminum's grain boundaries. It is not possible
to change the free energy formation of the aluminum-silicon chemical reaction, nor is it
effective to alter the concentration gradient. However, the use of a barrier layer can
alter the rate at which these two processes occur. Barriers can be separated into two
classes: those which provide an alternate chemical path and those which slow the
diffusion rate of any present impurities. These have been termed sacrificial barriers
and diffusion barriers, respectively.4 A material choice for either type of barrier should
be based upon the following criteria.5,6
1) A barrier X between materials A and B should be thermodynamically stable with
both A and B.
2) There should exist a continuity of barrier material between A and B. Grain
boundaries or pinholes in X which allow rapid diffusion of either A or B must be
minimized where elimination is impossible.
3) Barrier layer X should provide a sufficiently low resistivity contact to both A and B so
as not to alter the device operation.
4) The material(s) of X must adhere well to both A and B.
5) The electrochemical potential of X should not differ significantly from that of A and B
to reduce galvanic corrosion.
Although sacrificial and diffusion barriers operate upon different principles, their
ultimate purpose is the same, namely to suppress the reaction of aluminum with silicon.
Hence, meeting all of the above criteria is critical for any metallization to be successful
in future ULSI devices, regardless of the method of operation of the barrier.
1.4 Sacrificial Barriers
A sacrificial barrier has a finite lifetime. A layer X is inserted between materials
A and B and is eventually consumed by the formation of intermediate compounds AX
and BX. The barrier remains effective and operable until such time as materials A and
B are no longer separated. Predominantly, pure metals or bi-metallic alloys have been
utilized as sacrificial barriers. Of these, the most common have been the transition and
refractory metals such as Ni, Cr, Mo, Ta, Pt, Ti, and W. In these cases, the metal(s)
react with aluminum to form aluminide phases and react with silicon to form silicide
phases. These types of barriers have been shown to fail as low as 400 C due to the
rapid formation of aluminides resulting in the consumption of the barrier.
A
A A
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Figure 1-3
(a) Barrier X separates materials A and B. (b) As compounds AX and
BX are formed over time, barrier X is consumed, (c) When barrier X
is consumed entirely, there is no longer any separation between A and
B. While AX and BX may act as barriers for a short time, the reaction
AB is now free to take place.
Of great concern also is the outdiffusion of silicon away from the interface.
Transition metal barriers do not effectively reduce the grain boundary diffusivity of
highly mobile silicon.7 Refractory metals have been used with a greater success. In
particular, the alloys of Ti and W have shown the best performance as sacrificial
barriers8. They provide good ohmic contact to silicon, good adherence to both
aluminum and silicon and have extremely low resistivity. To further reduce the diffusion
of silicon through the Ti:W barrier, impurities such as nitrogen and oxygen are often
included in the film. These impurities tend to segregate into grain boundaries,
"packing" them and reducing the effective diffusivity of silicon.9 As films of Ti:W are
easily sputter deposited, the incorporation of impurities is easily accomplished by
sputtering under somewhat higher pressures than usual. While the Ti:W barrier placed
between silicon and aluminum is a significant improvement over pure Al or Al-Si 1%
metallization, Ti:W alone does not meet the stringent requirements of VLSI and ULSI
technology. The thickness of the Ti:W barrier required precludes its use in sub-micron
technology. Further, it has been demonstrated that metallic Ti:W barriers fail at
temperatures as low as
400 C. In VLSI and ULSI technology, as well as multi-level
technology, there exist extreme topographies, which any metallization scheme must
cover completely. The most direct method of conformally coating a surface with
aluminum is to heat the substrate to above
400
C during sputter deposition to provide
the sputtered aluminum atoms with enough surface mobility to ensure a uniform
coating. As topography becomes more uneven with increasing device density, the
processing temperatures during the metallization manufacture also increase. Any
barrier must be able to survive this manufacturing step in order to perform as desired
during the operation of the device. While Ti:W does meet most of
the criteria stated for barriers, it fails to provide the significant thermal tolerance
necessary for ULSI application. This is true for all sacrificial barriers. Due the nature of
the chemical reactions of the barrier, poor thermal tolerance is expected.
1.5 Diffusion Barriers
The second class of barrier provides a barrier to the diffusion of both aluminum
and silicon. Here an inert layer of material is placed between the top aluminum layer
and the silicon substrate. In general, the low reactivity of such layers results in poor
adhesion during manufacturing. Further, such materials are often insulating in nature
and do not permit the flow of carriers easily; the result being high resistivity. Making the
barriers thin helps to reduce the resistivity but this reduces the effectiveness of the
barrier. Thinness, however, is essential for VLSI and ULSI applications as devices
continually shrink. Choosing a material in which both aluminum and silicon are
insoluble meets with only limited success. While chemical reaction with the barrier is
eliminated and diffusion through the bulk of the barrier material may be precluded, the
polycrystalline nature of such films allows for grain boundary diffusion. What is
required is a material in which the diffusive transport mechanism is intrinsically slow.
Again, it is the compounds containing refractory metals which show the greatest
effectiveness. It is believed that the high activation energies associated with diffusion
through refractory metals is the dominant factor. As with sacrificial barriers, the
incorporation of impurities into the films helps to limit the grain boundary diffusion. It is
uncertain whether it is the "packing" of the grain boundaries with the impurities or the
precipitation of nitrides and oxides that primarily limits the diffusion of silicon and
aluminum10. A commonly used diffusion barrier is TiN. In addition to its relative stability
with aluminum in silicon, it is easily formed by either thermal processing, sputtering or
chemical vapor deposition techniques. However, TiN suffers from a poor electrical
contact to silicon and so is placed over an intermediate layer which makes a favorable
contact to silicon, such as Ti metal or TiSi2. Due to the inert quality of diffusion barriers,
they are often used in conjunction with other layers. This adds to the processing
complexity of the entire device which translates into added time and cost. However,
the stability of TiN in association with Al and silicides makes it an attractive choice. TiN
acts as a true diffusion barrier reacting extremely slowly with aluminum to form AIN and
TiAI3 only at elevated temperatures.11 While a multi-layer barrier of AI/TiN/TiSi^Si is
capable of withstanding elevated temperatures and effectively separates aluminum
from silicon the formation of the various layers independently can be restrictive to
device design and fabrication. Further, while the resistivity is low, it is not as low as
pure aluminum to silicon contacts.
1.6 Need for a New Metallization
There are two forces which drive the continual development of metallization.
Firstly, as mentioned previously, is the need to eliminate the unwanted reaction
between aluminum and silicon. Secondly, there is a need to improve the electrical
characteristics of the manufactured devices such as speed and power consumption.
The simplest and most direct method of accomplishing this is to reduce the size of the
device. By scaling a device down, both the thickness of device and the active area
decrease. This results in an overall decrease in capacitance associated with the device
reducing the resistive-capacitive (RC) delay making the device accordingly faster.
However, reducing the size of the active area requires the contact area to be similarly
reduced. This raises the resistance of the contact and causes a commensurate
increase in the RC delay slowing the device down. With the change in design of
hundreds of devices per die to thousands of devices per die, no great change in
contact resistance was seen, as contacts were still quite large and insensitive to small
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variations in the area. Currently, as devices are designed in the sub-micron range, the
variation in contact area strongly affects the overall resistance of the device and the
associated RC time delay can easily exceed the delays due to gate switching.12 Thus,
it is imperative that the resistance of the contact be lowered so that the advantage of
size reduction may be realized. However, it is not resistance alone that provides for a
viable metallization scheme. There are many requirements that a given metallization
scheme must meet while still retaining sufficiently low contact resistance and barrier
effectiveness.
1.7 Requirements for Metallization
When developing or selecting a metallization, many factors must be examined.
Since all process in IC manufacture are interrelated, the effect of the metallization upon
subsequent processing steps and the effect of subsequent manufacturing steps upon
the metallization must be carefully considered. For a metallization to be accepted and
used in a manufacturing process, many requirements must be met. These are listed
below.
1 . Low Resistivity: As stated above, it is essential to reduce the resistance of the
metallization to minimize RC delays due to contact resistance and interconnect
resistance. Given the ability of a metallization scheme to effectively prevent the
interaction of aluminum and silicon, the resistance of the contact formed is the
single most important factor and is generally used as the basis for comparison
between competing technologies. However, resistivity alone does not allow the
choice of one metallization over another. Other factors must be considered in turn.
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2. Barrier Effectiveness: Any metallization in which there can be interaction
between the final conductor and the silicon substrate must provide for the effective
separation of the reactive species. For this work, only aluminum will be considered
as the topmost conductor so the need for a strong barrier exists. Barrier
effectiveness is a strong function of temperature and usually decreases with
increasing temperature and increasing time. Both sacrificial barriers and diffusion
barriers have finite temperature limitations. For a viable metallization, the barrier
must remain effective well beyond the conditions of manufacturing, passivation
and packaging. Further, there must be a long lifetime of the barrier for the lifetime
of the product when it is in its final working environment. For military application
(MILSPEC) this can be particularly demanding. The metallization should not act as
a barrier to electrical carriers, only diffusing atomic species.
3. Minimal Junction Penetration: The miniaturization of devices has caused not
only a drastic reduction in lateral dimensions but vertical dimensions as well. This
is directly translatable to a sharp reduction in junction depths. The control of
junction depth is critical in IC manufacture which is manifest in tight thermal
budgets. Sub-tenth-micron control of drive-in depth is required for both VLSI and
ULSI circuit manufacture. The limitations of thermal budgets restrict the choice of
metallization schemes accordingly. Many of the processing steps utilized in the
creation of the metallization structure require elevated temperatures. For example,
a hypothetical metallization that required a
1000
C sinter in order to reduce its
resistivity to acceptable levels would be incompatible with today's stacked CMOS
technology. To keep dopants from diffusing too deeply into the substrate, a low
temperature manufacture process is required.
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It is not uncommon for the bottom layer of a multi-layer metallization
scheme to react in some manner with the silicon substrate. In many instances this
is desirable. The ability of a metallization to consume any present native oxide on
the silicon substrate insures a more intimate contact between dissimilar materials.
Further, if some amount of mixing between the materials occurs, adherence is
promoted. In the thermal formation of silicides, part of the silicon substrate is
consumed during the reaction with the metallic covering layer. For example, in the
tungsten/silicon reaction, for every angstrom of tungsten reacted, 2.53 Angstroms
of silicon are consumed13 resulting in 2.58 Angstroms of WSi2 being formed.
Therefore, care must be taken that the entirety of the silicon comprising the device
junction is not consumed in the process resulting in no device at all.
As any themal process results in both the consumption of substrate silicon
and the drive-in of iumpurities, it would be desirable to combine processing steps
to enable several required thermal reactions to be performed simultaneously. For
example, if the thermal process used to create a silicide contact could also act as
the crystal regrowth (after ion implantation) a savings of thermal budget and time
of manufacture could be realized. By avoiding redundant thermal exposure,
junctions can be kept shalllow as well.
For methods other than thermal reaction, there is also some consumption
of the silicon substrate, although perhaps not to as great an extent. The formation
of TiSi during the annealing of sputtered titanium-bearing thin films has been
reported,14 the result of which being consumption of substrate silicon.
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4. Ease of formation: Of primary concern in IC manufacturing is cost of
manufacture. For maximum return on investment, not only should the capital costs
remain as low as permissible but the throughput of raw materials should be as high
as possible. The ideal situation for creating a metallization consists of a few
simple processing steps performed on inexpensive equipment resulting in superior
device performance. It would likewise be desirable to combine processing steps
to avoid heating the material twice, thereby helping to keep the junctions shallow.
Further, the cost of exotic materials may very well be prohibitive. Finding vendors
capable of regularly supplying exotic materials with regularity of sufficiently high
quality may also be a concern. In summary, complicated manufacturing steps
which reduce throughput, add to manufacturing time and require large capitol
investment should be avoided if possible.
5. Etchability: Vital to IC manufacture is the ability to generate patterns of materials
on sufficiently small scale with a high degree of accuracy and precision. In order
to create these patterns photolithographically, two demands must be met. Firstly, it
must be possible to coat the material comprising the metallization with a resist of
some sort. While there exists a variety of technologies available to perform this
task (spin coating, electroplating and spray coating to name a few) of key
importance is adherence. Placing an intermediate layer over the metallization
layer (silicon nitride for example) over which the resist is placed so that a pattern
may be transferred is also an option - but again complexity is to be avoided if
possible. Regardless of the composition of the masking layer (resist or some other
intermediate layer) the second issue remains the same. There must be good
selectivity for the etchant between the metallization material, the masking
material(s) and the substrate. There exist too, a variety of etching technologies
(dry, plasma enhanced, wet chemical, etc.) for removing unwanted material from
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the wafer. Any metallization chosen must be capable of being patterned by
sometechnique. Certain materials, such as silicides, offer the benefit of not
requiring a patterning step as they are self-patterning and self-aligning. Thus, no
etching is required and the task of manufacturing is greatly simplified.
6. Stability throughout subsequent processing: The manufacture of IC's is not
completed with the formation of the metallization layer(s). Often, many
manufacturing processes are completed after the metallization stage has been
completed. It is vital that the integrity of the metallization materials be maintained.
As stated previously, any barrier formed must remain a functional barrier
throughout the rest of the manufacturing process. Since metallization schemes
are often multi-layered, it is also imperative that the first layers of the structure
remain stable as the subsequent layers are created. For example, the oxides of
tungsten are particularly volatile and so metallic tungsten is incapable of
withstanding high temperature oxidizing environments.
7. Mechanical stability: For good electrical contact, the materials comprising the
contact structure should adhere strongly to both the silicon substrate and to each
other. Most materials are deposited in a polycrystalline state over the silicon
substrate. Misfits and mismatches in the lattice spacing of dissimilar materials give
rise to residual stresses in the metallization layers. It is important that the residual
stresses are not of such magnitude as to cause warpage, hillocks, cracks or other
deformities. Not only can these phenomena cause severe changes and variability
in contact integrity and uniformity, they can adversely effect the ability to perform
any subsequent processing steps.
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8. Surface smoothness: A lack of topography in a surface makes some subsequent
manufacturing processes somewhat easier. Further, a smooth surface is
energetically more favorable, as there is an activation energy associated with the
formation of a defect. Defects such as pinholes or grain boundaries tend to
detract from the functionality of barrier layers. Acting as localized stress multipliers
and as concentrations of higher energy, defects form more easily allowing for the
rapid diffusion of impurities or other unwanted species.
9. Noncontaminatory: The materials utilized in the metallization scheme should not
act as a source of contaminants in the rest of the process. Any deleterious
materials should be fully encapsulated and passivated. The metallization materials
should not flake or otherwise create particulates which may contaminate tooling or
chemical baths.
10. Electrochemical neutrality: The materials used to form the metallization should
be of a similar galvanic potential with themselves and with the silicon substrate.
Not only will this eliminate any electrical potential barrier to passing carriers it will
minimize galvanic corrosion.
11. Resistance to electromigration: Polycrystalline materials which conduct currents
are particularly sensitive to failure caused by electromigration. As line widths
decrease, the effect of the motion of conductive material away from grain
boundaries becomes intensified. When enough material is displaced a conductive
path no longer exists. By offering alternative current paths, multilayer schemes
tend to be less susceptible to electromigration but not entirely immune to such
effects.
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12. Conformality of coverage: As devices become smaller, the size of the contact
window decreases accordingly. Often, the thickness of field oxides can not
decrease proportionally, resulting in contact cuts with very high aspect ratios. This
presents a particular challenge when attempting to coat defect free layers of metal.
Various methods of deposition are available to insure even coatings of materials
for metallization and their compatibility with other materials and processes must be
understood. Voids within the contact cause unwanted stress and defects. If the
contact cannot be properly formed, it will be unable to act as designed resulting in
premature device failures and reduction of yield.
13. Coefficient of thermal expansion: A majority of the processing steps involved in
the manufacture of IC's involve changes in thermal energy. As dissimilar materials
are in intimate contact within a metallization scheme, it is possible to have severe
damage caused by differences in the response of materials to thermal energy.
The formation of hillocks, cracks and voids are the effect of thermally mismatched
materials and care must be exercised when selecting materials for metallization.
1.8 The Refractory Salicide-Nitride Based Metallization
This work is concerned with the development and assessment of a metallization
scheme using a barrier layer, based upon the refractory metals titanium and tungsten.
It remains to describe the chosen metallization scheme, how these materials are
utilized and what is to be expected from their use.
Aluminum has many properties which make its inclusion in a single level
metallization scheme desirable. Not only does aluminum have very low resistivity, its
low melting temperature and great surface mobility allow for the possibility of conformal
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coating during sputtering operations. Also, the oxides of aluminum are particulariy
stable and stress free. There is a well established body of knowledge concerning the
use of aluminum and its alloys as well as a variety of relatively low cost tools for the
application of aluminum to a wafer surface. The inclusion of aluminum into a multi
layer metallization scheme as a top conductive layer is therefore not unreasonable.
The use of aluminum as a conductor, as stated previously, necessitates the use
of a barrier layer in order to chemically separate aluminum from the silicon substrate.
For VLSI and ULSI application, this barrier must be of low resistivity and fairly thin so as
to fit in the vertical dimension of the intended device. Titanium nitride (TiN) is one of
the most suitable diffusion barriers between silicon and aluminum due to its low
resistivity and high chemical stability.15 There are a variety of methods with which to
place a thin film of TiN upon a substrate such as direct sputtering, reactive sputtering
and chemical vapor deposition (CVD). It is difficult, however, to deposit thin films of
high electrical quality with good step coverage in sub-micron windows.16 For this
reason, an alternative method of the formation of TiN by the thermal reaction of
titanium with nitrogen seems advantageous. By reacting a metal film with atomic
nitrogen, a film of TiN can be realized with a minimum of pinholes or other defects.
However, as with other chemically inert materials, a TiN barrier suffers poor adhesion to
silicon substrates. The resistivity of TiN layers in contact with silicon, while low for
metallic mononitrides, is not sufficiently low for VLSI and ULSI application. A solution
to these conditions is to place the barrier layer over a low resistivity ohmic contact layer
such as a silicide. If the silicide is formed from the same metal as the nitride, better
adherence would be expected as well as a better lattice match.
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Silicides are easily formed by the direct reaction of an overlying metal film with
substrate silicon. If a metal is particulariy aggressive, it will be capable of reducing the
native oxide found on the silicon substrate eliminating the need for the extra step of
back-sputtering or pre-cleaning. This is the case for many of the refractory metals such
as tantalum, titanium and tungsten. Further, the formation of silicides can be highly
selective. When a blanket film of metal is placed over patterned oxide wafers and
subjected to a thermal sinter, silicide forms only where the metal is in direct contact with
the substrate. The unreacted metal is easily removed in a short single-step chemical
soak leaving silicide only where windows have been opened (such as over source and
drain regions) with no patterning step. Silicides so formed are referred to as self-
aligned silicides, or salicides.17 18 The formation of salicides in contact windows has
been shown to increase the effective contact area (without changing design rules) and
clean the contact greatly reducing the sheet resistance of such areas.19 The lowest
resistivity silicides are those formed from the noble and or refractory metals20 as shown
in Table 1. In reacting films of tungsten thinner than 1p.m. problems such as excessive
resistance or poor adhesion arise. To avoid this, the tungsten is alloyed with a small
percentage of titanium which improves the contact properties greatly.21 Depending
upon the manufacturer, the amount of titanium included in the alloy Ti:W varies from 10
to 30 atomic percent.
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Silicide Sinter
Temp.
Resultant
Resistivity
TiSi2 900 13 to 16 (ificm2
TaSb 1000 35 to 55 LuQ'Cm2
CrSi? 700 600 ul}cm2
MoSi2 1000 100 uXicm2
WSi2 1000 70 liflcm2
FeSi2
700
>1000 nDcm2
PtSi2
800
28-35 LiD'Cm2
CoSi2 900 18-25 LuQcm2
NiSi2
900
50-60 LuQ'Cm2
Table 1-1
Resistivity values for various silicides.22
Salicides are useful not only as ohmic contacts to both n and p type silicon but
can be utilized as outdiffusion sources as well. By implanting dopants directly into pre
formed salicides minimal crystal damage is done to the silicon substrate. By reheating
the wafers to normal diffusion temperatures, dopants are able to diffuse out of the
salicide and into the substrate to form extremely shallow junctions - on the order of
1000 Angstroms or less23 This greatly simplifies the distribution of the thermal budget
and allows for various higher temperature manufacturing processes to occur prior to the
introduction of dopants. While outdiffusion is not necessary for the fabrication of
devices, it affords a greater degree of flexibility to the designer. Various silicides
respond differently to different dopants when used as outdiffusion sources. Titanium
disilicide tends to retain boron while cobalt silicide tends to retain arsenic.24 Tungsten
disilicide (WSi2), however, readily releases arsenic, boron and phosphorus making it an
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excellent choice as a contact to silicon. It has also been shown that WSi2 alone is
capable of acting as a diffusion barrier against aluminum to temperatures of
500
C
with a contact resistivity as low as 9.1 x 10"7 Qcm2.25
The use of silicides is not restricted to contacts. Interconnects are often formed
with highly doped polysilicon runners. By reacting metals with undoped polysilicon,
polycrystalline silicides with extremely low sheet resistance are formed. These are
termed polycides and can be formed simultaneously with contact salicides again
offering the designer a variety of options. If the polysilicon is initially doped, then the
polycide can act as an outdiffusion source as well.
The use of an ohmic contact layer has been mandated by the inclusion of a
diffusion barrier. As the complexity of the metallization design increases by the
incorporation of more layers into the structure, the complexity of manufacturing can
also increase. Therefore, the choice of materials has been based upon process
compatibility and ease of manufacturing the various strata, as well as the metallurgical
and electronic performance as previously published.
The successful formation of TiN layers by direct rapid thermal processing (RTP)
of metallic titanium and TiSi2 in ammonia has been reported.2627 Similarly, RTP of
metals and silicides in an N2 ambient has resulted in the formation of surface
nitrides.282930 While RTP has many favorable processing and manufacturing
attributes, it is not required for the formation of nitride films. Other methods such as
low pressure chemical vapor deposition (LPCVD) and conventional furnace annealing
(CFA) have been employed to form metallic
nitrides.31 Likewise, while silicide films
have been prepared by the direct RTP of metal films on silicon substrates, CFA and
vacuum furnace annealing (VFA) can also provide for high quality silicide films.32
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For this work, the refractory metal alloy of Titanium and Tungsten (Ti:W 30/70
atomic %) was selected for use as the basis of the salicide and the nitride layers. The
literature has shown conclusively that compounds such as TiSi2, WSi2 can be formed
by direct thermal reaction with silicon and TiN by thermal reaction with nitrogen. It is
believed an ohmic contact layer (comprised of a mixture of Ti and W silicides) can be
formed simultaneously with a diffusion barrier (consisting of a mixture of Ti and W
nitrides) by the appropriate anneal of a thin metallic film of Ti:W on a silicon substrate in
an ammonia atmosphere in a vacuum furnace. The use of an appropriate annealing
temperature insures the formation of the disilicide phases of Ti And W while allowing a
substantial amount of nitride to form competitively. The application of a top layer of an
Al-Si 1% conductor completes the multi-layer structure. A schematic diagram of the
proposed metallization is shown below.
Al-Si 1%
Si02
1 II.VVN +
Si02: f
L, ^J
Ti:WSi2
Si substra
Active Area
te
Figure 1-4
Schematic representation of proposed metallization scheme.
As this is a novel method, a variety of materials test such as X-ray photoelectron
Spectroscopy (XPS), Rutherford Backscattering Spectroscopy (RBS) and Auger
Electron Spectroscopy (AES) will be employed in order to determine the material
characteristics of metallization scheme as a function of varying processing conditions.
This data will be correlated with electrical properties of the materials as determined
through the testing of fabricated semiconductor devices to determine the effectiveness
of the metallization
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Chapter 2: Theory
2.1 Formation of Ti:W Nitride Thin Films
Interracial reactions between chemically distinct materials is fundamental in
relation to semiconductor manufacture. The effects of such reactions range from the
desirable to the problematic to the disasterous. A great amount of effort has been
expended in order to understand first phase formation. While attempts have been
made to explain the kinetics of metal-silicon reactions3334 the question of what phases
will form in the reaction of a system in which several intermetallics are
thermodynamically possible has not yet been satisfactorily answered.35 While it
remains beyond the scope of this work to offer a rigorous mathematical or quantitative
model for the prediction of the formation of the compounds resulting from a thin metallic
film reacting with a gasseous environment and silicon substrate, a first level analysis of
the energetically possible and thermodynamically probable reaction products offers
some insight.
The system considered is a thin metallic film of Titanium-Tungsten alloy
deposited onto a pure silicon substrate. The materials are placed in a high temperature
vacuum furnace with an ammonia atmosphere for an extended period of time to insure
all reactions have completed and have reached equilibrium. The materials are left in
the presence of ammonia as the furnace cools slowly over a 12 hour period insuring
equilibrium cooling. Assuming that oxygen is introduced into the environment as either
an inpurity in the sputtered Ti:W film, the ammonia source or through leakage in the
vacuum furnace, the component elements of this reaction system are Titanium,
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Tungsten, Silicon, Nitrogen, Oxygen and Hydrogen. Neglecting the compounds formed
with hydrogen, the possible reactions product and their repective heats of formation at
room temperature are given in Table 2-1 below.
Compound Heat of Formation
-AHf (kcal/metal atom)
TiO 123.8a, 123.9b
Ti02 112.7b
Ti203 362.6a, 121b
Ti3Ofi 586.4a, 117.4b
TiN 80.3a
TiSi2 32.0C
TiSi 31.0a
Ti5Si2 27.8C
W03 201.0a
W02 140.8a
wo,w 70.5b
wo,. 70.0b
wo,. 67. 1b
wo,., 59.4b
WSi2 22.2C
W5Si3 9.3C
a Reported by Colin Smithells, Metals Reference Book
b Reported by S.P. Murarka, Silicides for VLSI Application
c Reported by Samsonov and Vinitskii, Handbook of Refractory Compounds
Table 2-1
Heat of formation at room temperature for various compounds.
All of the listed compounds have been observed as the result of the direct thermal
reaction of thin metallic films with silicon substrates. Which compounds form and to
what relative proportion is a strong function of the circumstances of the reaction. An
investigation of the results obtained by the reaction of pure films of titanium and
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tungsten with silicon and nitrogen will act as the basis for an approximation of the
reaction between Ti:W films, silicon and nitrogen. Considering each metal individually
and the conditions under which various intermetallic compounds are formed, a rough
prediction is made as to the outcome of the thermal nitridation of Ti:W films.
Titanium
With an atomic weight of 47.9 amu, titanium has a density of 4.5 g/cm3.
Although it has a melting point of 1800 centigrade, titanium forms several silicides at
temperatures as low as 5000.36 These, and their respective physical data are given
below in Table 2-2.
Compound Lattice Parameters (A)
Structure a b c
TiSi orthorhombic 6.544 3.638 4.997
TiSi, orthorhombic 8.253 4.783 8.54
Ti^Si-, hexagonal 7.429 - 5.139
Table 2-2
The silicides of titanium37'38
At reaction temperatures of greater than 600 C, metallic titanium upon single
crystal silicon is entirely converted to a combination of mono and disilicide phases. As
the reaction temperature increases, the relative amount of TiSi formed increases until
700, where it reaches a maximum. As the length of time at temperature is increased,
TiSi is slowly converted to the disilicide phase. This is in keeping with the
generalization
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that the metal rich silicides form first. At a temperature of 700, after 90 minutes, all
TiSi formed is converted to TiSi2. At reaction temperatures of greater than 800, only
the disilicide phase forms.
Titanium disilicide has been formed by the rapid thermal annealing of titanium
films39, through conventional furnace annealing40 and as a consequence of annealing
sputtered films of Ti and TiN.41 This is the phase which results in the lowest sheet
resistance of silicide films. Sheet resistances of less than 2 fi/sq. have been
reported42 with the lowest values being achieved after long sintering periods at
elevated temperatures. This has been been attributed to a phase transformation from
the C49 (ZrSi2 orthorhombic) structure to a C54 structure (TiSi2 orthorhombic)43'44. The
C49 phase forms first around 600, undergoing an allotropic transformation to the more
conductive C54 phase.
Titanium nitride has been formed by reactive magnetron sputtering45 and
thermal processing46 By annealing titanium and titanium silicide films in both
ammonia and nitrogen ambients, a stable film of titanium nitride can be formed. The
thickness of the resulting film is a function of temperature, time and atmospheric
pressure.47 Temperatures between 600 and 900 have been used to successfully
form surface nitride layers on titanium films in ammonia environments. Under such
conditions, underlying silicide films have been detected.
Titanium, by virtue of its reactivity, form oxides rapidly. There is a strong
thermodynamic drive to form the oxygen rich oxides. These oxide films are particularly
stable and can be troublesome when attempting to form other titanium compounds.
The native oxides of titanium have been reported to interfere with the nitridation of
titanium foming intermediate nitri-oxide films.48
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Tungsten
Atomic number 74, Tungsten has an atomic weight of 183.85 amu. and the
highest melting point (3410 +/- 20 C) of all the metalls. At room temperature, tungsten
has a density of 19.5 g/cm3 which is 1.7 times the density of Lead and 4.29 times the
density of Titanium.49 Tungsten reacts with silicon to form various silicides, as listed
below in Table 2-3.
ComDOund Lattice Parameters (A)
Structure a b c
WSi9 hexagonal 4.42 6.35
WSi9 tetragonal 3.211 7.868
w,su tetragonal 9.605 _ 4.964
Table 2-3
The silicides of Tungsten50,51
At reaction temperatures as low as 500C, small amounts of both the metal-rich W5Si3
phase and the silicon rich hexagonal WSi2 (h-WSi2) phase are observed along with
metallic tungsten. As the reaction temperature is increased, the amount of W5Si3
increases quickly while the WSi2 percentage increases only slightly. The sheet
resistance of the film likewise increases with increasing proportion of the W5Si3 phase
up to a maximum value of roughly 40 LuQ-cm at 1000C where all of the metallic
tungsten has been consumed. At reaction temperatures above 1000C, the dominant
W5Si3 phase is replaced by the lower resistivity hexagonal and tetragonal phases of
WSi2. As the temperature further increases, or the time at temperature is lengthened,
the C40 hexagonal WSi2 phase is transformed into the more conductive C11b WSi2
tetragonal phase. Sheet resistances less than 3 QJsq. have been reported for samples
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annealed at 1100C in ultrahigh vaccum.52 The progressive transformations from
metallic tungsten to the metal-rich W5Si3 phase to the silicon-rich WSi2 phase are
reasonable due to the higher mobility of silicon at the reaction interface.
Tungsten silicides have been formed by thermally annealing sputtered tungsten
films on silicon substrates in conventional atmospheric furnaces. Rapid thermal
annealing has also been used with success. Films of co-sputtered tungsten and silicon
have also been annealed in various furnace configurations to form films of tungsten
silicides. Annealing temperatures ranging from 500 to 1100 C are common and
annealing is performed in inert environments such as nitrogen and argon.
The formation of the tungsten silicides is greatly dependent upon the amount of
oxygen trapped at the tungsten-silicon interface. The oxides of silicon and tungsten
make effective diffusion barriers limiting or even preventing the silicidation reaction.
The direct result of oxygen contamination is to raise the minimum tungsten-silicon
reaction temperature. The amount of oxygen present in vacuum ambients where the
pressure is approximately IxlO-^Torr is sufficient to alter the reaction.53
There is a strong thermodynamic drive for tungsten to oxidize. The oxygen rich
oxides form preferentially over the tungsten rich oxides with the tri-oxide being the most
favored. At room temperature, a native oxide forms over the metal extremely quickly
and can interfere with thermal nitridation and/or other gas phase reactions.
There is no mention in the literature of the compounds of Tungsten and
Nitrogen. Given the reactivity of Tungsten and that of atomic nitrogen, it seems that
formation of some compounds is likely. Whether the compounds are extremely volatile
or are prevented from forming by the presence of some barrier is unknown.
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Stratification of Nitrides and Silicides
Both titanium and tungsten are similar in the respect that silicon is a faster
diffusing species. Again, for both metals the formation of silicide begins at the metal-
silicon interface and proceeds away from the interface at a rate limited by the mobility
of silicon atoms. For polycrystalline metallic films, two paths of diffusion are available
to silicon atoms - through the bulk metal itself and along the grain boundaries. After
some initial layer of silicide has formed, silicon atoms must travel across the silicide
layer to reach unreacted metal atoms. Thus, some overall gradient of silicon atoms
within the bulk material will be established under equilibrium conditions. Some silicon
atoms will still be able to migrate quickly along grain boundaries and will diffuse the
width of the thin metallic film before it is entirely converted to silicide. These silicon
atoms will segregate at the surface of the metallic film and will either migrate laterally
across the surface of the film and form some phase of metal silicide or will move only
slightly and become trapped at the surface by forming some compound with any
gaseous elements present in the annealing atmosphere such as oxygen or nitrogen.
When annealing is performed in a vacuum, the silicidation continues until the metal is
consumed entirely.
For the case of a Ti:W film annealled in a reactive environment such as low
pressure ammonia, a gas-solid interaction occurs at the surface of the film. In order for
the nitridation of metallic atoms to occur, the native metallic oxide barrier must be
overcome. This can occur by the displacement of oxygen with nitrogen at the metal
surface, the addition of nitrogen to the already formed oxides or by simply diffusing
through the native oxide layer forming an underlying metallic nitride. Regardless of the
final reaction products, the nitridation reaction is diffusion limited. As the ammonia
decomposes due to the elevated furnace temperature and the nitrogen reacts with the
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metallic film, a thin zone depleted of nitrogen atoms forms at the gas-metal interface.
By annealing in a low pressure and and high flow volume atmosphere, the effect of
nitrogen depletion is minimized. The result is a slower, but more even, and contolled
reaction.
In order for the nitridation reaction to consume the metal film, new nitrogen ions
must arrive at the nitride-metal interface an react with metallic ions. As with silicon,
nitrogen can pass through the Ti:W film either by diffusing along the nitride and metal
grain boundaries or more slowly through the bulk nitride material. Again, similar to
silicon, an overall nitrogen gradient forms through the thin film under conditions of
equilibrium. The nitride layer which forms initally at the surface of the metallic film and
grows downward into the film, consumes the metal ions and acts as a barrier to any
subsequent diffusing species.
Both the silicidation and nitridation process compete for the metall atoms within
the films. Given sufficient time and temperature, the nitride front moving into the film
will meet with the silicide front moving upwards through the metal film. Due to the
concentration gradients of both nitrogen and silicon, some new equilibrium will be
established. Some percentage of the film thickness will be primarily silicides while the
remaining portion will be nitrides. The relative amounts of these two types of
compounds will depend on diffusivity, concentration gradient and reactivity. The
depletion zone diffusion limitation of nitrogen can be alleviated by low pressure and
high flow of ammonia. By varying the temperature of the reaction, the diffusivity of both
silicon and nitrogen can be altered. It is believed that the relative proportions of silicide
and nitride can be varied with temperature as well. Thus, at some appropriate
temperature, a surface film of metallic nitrides will form over a film of metallic silicides.
For long reaction times, a small amount of silicon would be expected to segregate at
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the nitride surface and nitrogen would pass through to the silicon substrate. Due to the
competition between reacting species, sharp layer boundaries are not expected. The
transition from nitride diffusion barrier to silicide contact to substrate should be stress
free and gradual.
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2.2 Series Resistance
A non-ideal nMOS transistor is placed under forward bias by applying a positive
voltage to both the gate and source regions, while the drain is grounded. The positive
gate voltage induces an equal and opposite charge underneath the gate. In the
channel region, the p-type substrate material temporarily becomes n-type due to the
surplus of electrons. This inversion is what enables current to pass from source to
drain. The gate also overlaps a portion of the source and drain regions, the effect of
which shall be discussed below.
For a planar device, as depicted below in Figure 2-1, current enters the device
perpendicularly to the wafer surface at the metallization, encountering a resistance
(Rc0) due to the contact itself and continues into the source region where it meets with
the bulk resistance (Rshs) of the active region. As the current flows towards the
inversion layer, the narrowing of the metalurgical junction at the perimeter causes the
lines of force to crowd together. This is manifest as a resistance to the current flow
(R ) called the spreading resistance. Since the inversion layer is at a negative
potential and the source region perimeter is at some positive voltage slightly less than
the applied voltage, there is no potential barrier for current flow between the two
regions. As the current flows across the channel a resistance due to lightly doped
substrate (Rch) is encountered called the channel resistance. As the current flows into
the drain region, the current lines are able to spread apart and a second spreading
resistance (R ) is incurred. It is energetically more favorable for the current lines to
spread and so the spreading resistance Rsp may be negative. However, it may not
necessarily be of equal magnitude to Rsp. As before, as the current travels through the
heavily doped drain region, a resistance (Rshd) is felt. Similarly, a resistance due to the
contact metallization is also present. Unlike the source region, however, there is a
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potential difference between the inversion layer and the drain region which acts as a
barrier to current flow. The inversion layer is at the negative of the applied gate voltage
while the drain, being grounded, must remain at zero potential. There must be a net
gain of some positive potential (equal to the applied gate voltage) between the
inversion layer and the grounded drain contact. Some potential gain is attributable to
the current passing through the resistances Rsp, Rshd and Rco in the drain region, but
these increases do not account for the full potential change from inversion layer to
drain ground required by Kirchoffs Law. The remaining potential drop occurs at the
overiap of the gate and drain. The negative charge in the inversion layer attracts a
positive charge within the drain which accounts for the overall potential increase
required for current flow through the drain. This accumulated charge acts as the
potential barrier needed to balance the charge distribution throughout the drain. It is
accounted for by the inclusion of an accumulation resistance (Racc) in the drain.
p Substrate
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y R \ rco<>
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Figure 2-1
A schematic diagram of the internal resistances of an nMOS device.
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These resistances, shown schematically in Figure 2-1 above, add linearly to
form the series or parasitic resistance (Rs) of the device. Assuming that Rco is
symmetric, the parasitic resistance of a nMOS device is given by the following:
Rs =2*co+<VV+WW +Rshs+Rch M
For the case of shallow junction n^p diode with large ohmic contacts that cover
the entire diffused region, the following simplifications can be made to equation 1a.
1 . Due to the ohmic contact at the anode there is no heavily doped region nor is
there any subsequent crowding of the current lines as they enter the
cathodic region. Therefore, Rshd= 0 and Rsp-= 0
2. There is no gate in a diode so there is no accumulation layer. Therefore,
Racc= 0.
3. By requiring the diffused junction to be thin, the amount of lateral diffusion
can be neglected and the cathode contact can be considered to cover the
active area entirely. Therefore, it is not necessary for the current to traverse
a heavily doped region to reach the metallurgical junction and Rshs can be
neglected. If the cathode is heavily doped the resistivity will be very low
further validating this approximation.
4. There is no channel region in a diode but there is resistance to current flow
between the cathode and anode due to the bulk resistivity of the substrate,
Rb. This resistance is dependent upon the boron doping concentration, the
separation of the anode and cathode contacts as well as the depth to which
the current lines pass. The current passing from the cathode to the anode
travels though a volume of substrate that can be considered a rectangular
prism of lightly doped silicon with resistivity pSl, length L and cross sectional
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area A. The area A is defined by the perimeter of the region cathode d, and
the depth to which the current lines pass. The depth of the current lines is
taken as ten times the junction depth, xJt as a first order approximation.
Thus Rb is given by the relation:
Rb ~P si
\0dx,
[1b]
2.3 The n+p Diode
The parasitic resistance of an n+p diode consists of three components: contact
resistance Rco, bulk resistance Rb and spreading resistance Rsp. A schematic diagram
of an n+p diode is given in Figure 2-2 below.
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Figure 2-2
A schematic diagram of the internal resistances of an n*p diode.
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The resistive components of the diode are related below.
Rs =2RC0 +R, +Psi L- [1c]
10 dXj
The series resistance of a forward biased diode cannot be directly measured as
with ohmic devices. Rather, from examining the current-voltage relationship of a diode,
it is possible to determine the parasitic resistance Rs. As an ideal diode has no series
resistance, any deviation from the predicted ideal current flow of a non-ideal diode
placed under moderate forward bias is due to the components of Rs.
Under conditions of low forward bias (where the low-level injection
approximation is valid) the current flow through an ideal diode54 is given by
/ = /0(e^/ntr-l), [2a]
where the charge of the electron, q = 1.602x10"19 C, T is the temperature in Kelvin,
Boltzmann's constant, k = 1.38X10"23 J/K, I0 is the prefactor, VA the applied voltage
and n the ideality factor. For low bias conditions where recombination/generation in the
depletion region dominates, I0 represents the space-charge current and n varies from
1.5 to 2 and so a plot of ln(7) versus VA in this region would have a slope of
approximately q/2kT.
For moderate bias conditions (F^^kT/q), I0 represents current generated by
recombination/ generation in the quasi-neutral region, n = 1 for the ideal diode and a
plot of ln(7) versus VA in this region would have a slope of q/kT. Under such conditions,
the exponential term dominates and equation 2a may be rewritten as
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I = I0eqV'/nkT. [2b]
As the applied voltage VA is further increased, the number of majority carriers
generated is also affected and the diode enters high level injection. In this region,
equation 2b is still valid but n =2 for the ideal diode and a plot of ln(7) versus VA in this
region would have a slope of q/2kT.
Although both I0 and n vary over a given range of applied voltages, for some
range they will be constant and a plot of ln(7) versus VA results in a straight line. In the
case for a non-ideal diode, the series resistance Rs causes a reduction in the ideal
current flow. Accordingly a deviation from the linear ideal l-V curve is expected. For a
non-ideal diode the current equation becomes
/ = /oe^W*,)/^ pc]
For those currents such that IRS VA and
aLe^/kT) >Na, [2c.1]
which can be rewritten as,
kT N
VA >2 In - . [2c.2]
n,
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a plot of ln(7) versus VA is linear. At higher currents where the series resistance
becomes the dominant factor, the slope of the curve decreases from that due to ideal
high injection. This is shown in Figure 2-3.
To determine the series resistance Rs of a non-ideal diode the deviation of the
total diode current from the extrapolated ideal linear high injection current is determined
as shown below in Figure 2-3. Differentiating equation 2c with respect to / and
rearranging the terms yields
r*H =IRs ^L
dl
s
a
[2d]
Figure 2-3
Log(l) versus V for a non-ideal diode with series resistance. The
dashed lines represent the ideal diode curves.
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The plot of IdVA/dI versus / should be a straight line with a slope ofRs and a y-intercept
of nkT/q which is easily solved for n, the ideality factor of the non-ideal diode. This
value serves as a quantitative measure of the quality of the diode and the
manufacturing process.
Where series resistance dominates, it may be difficult to identify the regions of
high level and low level injection on the ln(7) versus VA plot. Thus, a value for Rs may
not be invalid or indeterminate. Where there is no clear distinction between the regions
where depletion region and neutral region recombination/generation occurs, an
alternative method for determining Rs can be used.
Due the high resistance of the diode, the voltage across the junction, Vf is
significantly less than the applied voltage, VA. Using the value of Rs obtained
previously as an initial estimate, Vj and VA can be related by
VJ =VA -IRS. [3a]
Knowing that high level injection occurs when
IkT N
V. >^-ln ^ , [3b]
q nt
where Na is the acceptor doping density and the intrinsic free carrier density w,
=
1.45x1010 cm-2, it is possible to find the applied voltage where high level injection
begins. Although the series resistance may be so large so as to greatly alter the slope
of the the ln(7) versus VA curve, the slope in the vicinity of Vj should be q/2kT. Any
deviation from that slope in the region where VA>Vj is due to series resistance as was
shown in Figure 3-3 in the previous section. Plotting the deviation in voltage (IRS) from
39
the superimposed ideal line versus / should result in a line with a slope of Rs'. This
value of
Rs' is derived from the original estimate of Rs which is uncertain. Therefore,
using
Rs'
as a new estimate ofRs, the above proceedure must be repeated and the final
value ofRs determined iteratively.
From the slope of the ln(7) versus VA curve in the vicinity of Vy the ideality factor
for the diode dominated by series resistance can be calculated. The slope m, is related
to n by the expression
m=-^. [4]
nkT
For the non-ideal n+p diode placed under conditions of reverse bias, some
current leakage occurs. The magnitude of the reverse leakage current Irl, is given by
/ -^. PI
2t
where A is the area of the cathode contact, xd, the width of the depletion region and t
the minority carrier lifetime. Assuming a heavily doped diffused region, the depletion
region will not extend into the lightly doped substrate to any appreciable extent. The
width of the depletion region under bias -VA is given by the relation
*-r^
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where the permitivity of silicon, esi = 1 .036x1 0-12 F/cm, Na is the substrate acceptor
doping density and the built-in potential of the junction, <l>bi is given by
kT , NnN,
^ =^in^ , [7]
where Nd is the donor doping density of the diffused region. Thus, from the magnitude
of the reverse leakage current, it is possible to estimate the minority carrier lifetime.
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2.4 The Cross Bridge Kelvin Resistor
The resistance to charge carriers passing from the top conductor in a metallization to
the underlying diffused semiconductor surface is the contact resistance Rco To
determine this component of the series resistance it is necessary to consider a MOS
test device - the Cross Bridge Kelvin Resistor (CBKR). Although many devices are
available for determining this value, the CBKR has been shown to be the most reliable
structure.55 This device is shown schematically in Figure 2-4 below. By fabricating the
CBKR under the same conditions as the n+p diode, it is possible to determine not only
Rco for the given metallization scheme but to gain approximate values for R for
various contact geometries.
Metal
V,OO-
Current Out
-O
V,
Diffusion
'Current In
Figure 2-4
The Kelvin Bridge Cross Resistor and electrical configuration
for determing contact resistance.
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To determine the resistance of the CBKR, a current I is passed from the
diffusion layer up through the contact material, to the top metal layer. For a heavily
doped diffusion layer possesing low resistivity, the assumption of an equipotential
surface is valid and the voltage VK corresponds to the potential at the current input.
Similarly, the potential V0 is the same as that of the region where the current is
extracted from the CBKR. If V0 is held at ground potential, the resistance of the
material interposed between the diffusion and metal layers in the contact window, RK, is
given by
RK J^. [8a]
Further, given the area of the contact as ,4, the contact resistivity pc is
Pc =RKA. [8b]
While this value is readily measured, there is a strong dependence of the resistance
upon the geometry of the test structure and pc is of little use in predicting the resistance
of contacts with different geometries. Thus it is necessary to separate the total CBKR
resistance into material dependent (Rm) and geometry specific (Rg) terms such that
RK=Rm+Rg. [8c]
The material resistance Rm can be characterized by the material contact resistivity, pm,
such that
Rm =<^. [8d]
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The geometric resistance Rg may not necessarily be a function of the area of the
contac.t so it is left as a resistance term. Therefore,
RK =^f +Rg [3e]A s
Known as the specific contact resistivity, the value pm depends solely upon the material
nature of the contact and so makes a useful measure with which to compare differing
metallization schemes. It is generally pm that is reported.
The current flow through the CBKR is not uniform across the contact. While the
inital assumption is made that the diffused region is of sufficiently low resistivity so as to
act as an equipotential surface, there is a slight variation in conductivity due to the non
zero resistivity. Thus, the leading edge of the contact (nearer to the current input)
possesses a slightly lower resistivity than the far edge, causing the lines of force to
segregate at the near end of the contact window. The proximity of the current paths
acts as a resistance and impedes further current flow. This effect is known as current
crowding and has been discussed earlier.
The result of current crowding is to redistribute the current flow across the face
of the contact such that a majority of the current flows through the contact at the
leading edge. In effect, much less of the contact is used to pass current. How large an
area is utilized depends on the extent of the current segregation which, in turn,
depends upon the sheet resistance {psh - which has units of Q/square) of the diffusion
layer. How sheet resistance is measured is discussed in the next section.
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As the sheet resistance of the diffusion layer increases, there is a larger
differential resistance across the face of the contact and a smaller portion of the
contact is used to carry the majority of the current. The highest current density (T^)
occurs directly at the leading edge of the contact. The distance measured from the
leading edge of the contact to the point at which the current density drops to I^e is
defined as the transfer length (/,) and it is through the area defined as lt2 that the
CBKR current is considered to flow. Where lclt, the true area through which the
current flows is ljt. A matrix of lc and lt values are chosen so that lc eventually equals
/,. Since lc can never be smaller than /,, the equation uses the value of lt2 for the
purpose of inital estimation. For the contact cut such that l=lt, the equation will be
correct. Thus, the approximation made by the equation becomes sucessively better as
the contact opening becomes smaller. The further assumption is made that current
flow through the remainder of the contact area is neglectable and within the area lt2 the
current flow is taken as uniform.
-7 5 f-
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Figure 2-5
The Kelvin Bridge Cross Resistor and electrical configuration
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The transfer length of a particular diffusion/metallization combination is
determined by the use of a series of CBKR structures. By regularly varying the side
length (/c) of a square contact window and the extent of the overlap of the diffusion
region with the contact {8), a series of values for RK can be measured. A detail of a
CBKR identifying lc and 8 is shown in Figure 2-5 above.
Upon a plot of the universal curves for the CBKR, the \og(RK/psh) is plotted
against the \ogilJS). For each family of points corresponding to a single lvalue, a line
is drawn. This line is compared to those on universal curves and the best line matching
the plotted data is selected. As each line on the universal plot corresponds to a
specific //lvalue, it is possible to determine lt for each contact possessing the same 8
value. Averaging the resultant /, value for each family of CBKRs, an overall /, is
determined.
The specific contact resistance, Rm, is given as
K =i'psh- W
Therefore, recalling equation 8d, the material contact resistivity, pm , is found to be
Pm =/,Wc- [89]
Defining the ratio lt2ll2 as \%, the contact ideality, a yardstick of the performance of the
diffusion/contact material/contact geometry combination is obtained. It is a specific
measure of the relative contribution to contact resistance due to design and material
selection.
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In the ideal case where there is no contribution to resistance by current
crowding, the diffused region acts as an equipotential surface so Rg=Q and pc=pm. This
makes the contact resistance wholly independant of geometry and sets lt=l providing
an ideality of 4=1.
For the real case where the sheet resistance is non-zero and current crowding
effects cannot be neglected, some value of lt will be dictated depending on the
designed dopant concentration of the diffusion area. Choosing a contact size larger
than /, would result in <1 indicating that the contact area could be reduced without a
significant increase in contact resistance. A choice of / such that >1 indicates that the
contact area should be increased in order to reduce the specific contact resistance and
reduce the overall contact resistance to its minimum value.
The ideal contact size for a given device design is given by the formula
I *=,*- ^c
Other constraints such as lithographic capability or design rule limitations which
cause contact window size to deviate from the ideal will result in the deviation of \ from
unity. The extent of such deviation is a measure of the ability to minimize contact
resistance.
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2.5 Sheet Resistance
As mentioned previously, it is necessary to know the sheet resistance of the
diffused region in order to calculate the component of contact resistance due to current
crowding. Sheet resistance can be directly measured from a device called a Van
DerPauw as shown in Figure 2-6 below.
Diffused Recjion
V2 / v3
2 ;
i
3
I s 4
Current In Current Out
Figure 2-6
The Van Der Pauw structure
As current / is passed from contact 1 to contact 4, the voltage is measured at points 2
and 3. Although there is a voltage drop across points 1 and 2 and points 4 and 3, a
square diffusion region insures that the losses will be the same for each voltage
measurement and so will cancel. The sheet resistance psh is defined as
Psh
\V -V
r 3 ^2i
In2
[10]
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Alternatively, where macroscopic areas of sample are available, such as an
entirely diffused wafer, a sheet resistance measurement may be taken with a linear four
point probe apparatus. This tool consists of four co-linear tungsten probes as shown in
Figure 2-7 below. A current is passed from point 1 to point 4 and the voltage difference
between points 2 and 3 is measured. The sheet resistance as measured by the four
point probe method is also given by
Psh =2Tcf(w,S)
\V -V
r 3 ^2 [11]
where ffw.S) is a correction factor dependent upon the spacing of the probes, S, and
the thickness of the wafer w. Specific values of f(w,S) are obtained from a Table or
from various computer programs. The reader is directed to the ASTM documents F43
and F374-84 for more information regarding the four point probe measurement
technique.
f V
12 3 4
> S <r
Figure 2-7
Arrangement of probes in the four point probe technique.
49
Chapter 3: Experimental Procedures
3.1 Blanket Ti:W Films
For this work, thin films of Ti:W were sputter deposited in an argon atmosphere
onto 100 mm p-type silicon wafers using a Model 601 RF Magnetron Sputtering system
from the Consolidated Vacuum Company (CVC). This deposition system utilizes a
cryopump to reach a minimum base pressure of 8x1 0-7 torr. The target, supplied by
CVC, consisted of a hot pressed alloy of 10% (atomic) Titanium and 90% (atomic)
Tungsten with a purity of 99.999%. A series of experiments were performed varying
sputtering power and argon pressure to determine the sputtering conditions that would
yield reasonable films for use in semiconductor device manufacture.
Prior to sputtering, several n-type wafers were prepared. Following exposure to
an oxygen plasma (250 Watts RF at 1.5 slpm of 02 for 25 minutes), the wafers were
subjected to a standard RCA clean followed by a 2 minute soak in Hydrogen Fluoride
(HF). Utilizing a conventional 3-zone diffusion furnace and dry 02, a 1000 angstrom
layer of Si02 was thermally grown upon the wafers. The oxide upon half of each wafer
was then removed utilizing standard contact photolithographic techniques to insure that
each wafer would present a front surface bearing upon the left, bare silicon and upon
the right, silicon dioxide.
To deposit the films, the following procedure was standardized. Wafers were
placed in the 601 sputtering system and after reaching a base vacuum of
approximately 10"5 Torr, the wafers were radiantly heated by a quartz lamp (located
approximately
10"
away from the wafers in the vacuum chamber) for five minutes to
drive off any residual moisture. The temperature of the wafers was not directly
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measured, but the maximum temperature of the manifold housing the lamp was
measured at 300. In order to deposit clean films, it was necessary to achieve a base
pressure of 3x1 0"6 Torr prior to sputtering. When the minimum pressure was reached,
a throttle over the cryopump was closed and argon was bled into the chamber via a
needle valve until a steady pressure of between 1 and 15 mTorr was achieved. The
flow rate of the argon was not measured. An RF plasma of between 500 and 2000 W
was then struck. The wafers were shielded from the target and a six minute presputter
performed to remove impurities and poisons from the surface of the target. After
presputtering, the shutter was opened and Ti:W deposited for a minimum of thirty
minutes to insure a measurable film thickness. After deposition, the shutter was closed
and the chamber immediately vented with N2 and brought to atmospheric pressure.
With N2 flowing, the wafers were left to cool on the holding carousel for at least five
minutes. The temperature of the wafers during deposition was not measured, nor was
it measured as the wafers were removed from the sputterer.
Having covered half of each wafer with a shadow mask during deposition, a
Ti:W film was deposited over both bare silicon and oxide regions. This is shown in
Figure 3-1. The thickness of this film was measured over both silicon and oxide and
the deposition rates determined using an Alphastep profilometer to determine if the
deposition rate was dependant upon the substrate material. This was repeated for
several different sputtering conditions where the argon pressure and the RF power
were varied until a set of sputtering conditions were found such that the resulting
deposition rate made it possible to deposit 300 to 500 angstrom thick films repeatably.
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Figure 3-1
Experimental Wafer after Ti:W deposition.
Thickness measurements were taken at arrows.
Having determined a suitable RF power of 500 W and an argon pressure of 5
mTorr with which to deposit device quality Ti:W films, a 100 mm p-type wafer of
resistivity 5 to 15 Ohm-cm was coated with a 350 angstrom film and sent for 2.0 MeV
Rutherford Backscattering Spectroscopy (RBS) analysis to determine the final
sputtering yields of Titanium and Tungsten and the presence of any impurities.
3.2 Patterning of Ti:W Films
For the fabrication process described in Appendix C, it is necessary to
pre-pattern the Ti:W metal films prior to the nitridation-silicidation reaction. It has been
reported56 that solutions of H2S04 (Hydrochloric Acid) and H202 (Hydrogen Peroxide)
etch Titanium readily. Hot H202 etches Ti:W as well57. However, both of these
etchants are known to readily dissolve standard novolac-based photoresists so a
different method of etching was attempted.
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Several half-oxide/half bare silicon 100 mm p-type silicon wafers were prepared
as previously described and coated with a Ti:W film approximately 1500 Angstroms
thick as described in the previous section. However, prior to venting the vacuum
chamber with N2, approximately 2000 Angstroms of Aluminum-Silicon (1%) were
sputtered via DC magnetron sputtering over of the Ti:W film. After removal, a positive
novolac-based photoresist was then spun on and patterned utilizing standard contact
photolithographic techniques such that half of the wafer remained coated with
photoresist. The wafers were then subjected to a ten minute standard aluminum etch
(phosphoric acid at 45C) and some removed for inspection. The remaining wafers
were rinsed clean in deionized water and then subjected to a six minute soak in a 60
centigrade mixture of H2O2:H20:NH4OH (5:5:1) to remove the exposed Ti:W film and
the remaining photoresist. Again, several wafers were removed for inspection. The
remaining wafers were again placed in the aluminum etch to remove the masking Al-Si
layer. The final thickness of the Ti:W over both bare silicon and silicon dioxide was
measured with an Alphastep profilometer. The thickness of the oxide was also
measured to determine the extent of etching, if any.
3.3 Blanket Silicide-Nitride Films
Blanket films of Ti:W with a thickness of (350 +/- 30) Angstroms were sputtered
onto several bare 100 mm p-type wafers as described previously. In groups of two,
these wafers were placed in a conventional 3-zone diffusion furnace at
600 centigrade
flowing 8 slpm of N2. An automatic cantilever was used to load the wafers into the
furnace at 107minute. The furnace was a standard atmospheric quartz diffusion
furnace. Contiguous quartz boats were used to hold the wafers. Three bare silicon
dummy wafers were placed before and after the experimental wafers to insure
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uniformity. After thirty minutes power was removed from the heating elements and the
wafers were allowed to cool to room temperature overnight in the tube in N2 flow to
avoid the subsequent re-oxidation of the film. This was repeated for temperatures of
700 and 800. Upon removal these wafers were inspected visually for uniformity and
color. The most favorable specimen was put aside for X-ray Photoelectron
Spectroscopy (XPS) analysis. One wafer was sent for Auger Electron Spectroscopy
(AES) analysis.
Concurrently, two wafers were annealed in a standard quartz vacuum furnace.
This process was standardized and all subsequent films annealed in the vacuum
furnace were subjected to the same process. The furnace was heated to 600 and
allowed to stabilize over a period of two hours. The base pressure (approximately 35
mTorr) was then measured, and the vacuum valve closed for five minutes to measure
the leak rate. A leak rate of less than 5 millitorr per minute was considered acceptable.
The furnace was then purged with nitrogen and allowed to reach atmospheric pressure.
The wafers were placed in a clean contiguous quartz boat and loaded into the mouth of
the furnace into the flow of nitrogen. The boat was then pushed in to the center zone
of the furnace manually at a rate of approximately
12"
per minute. The furnace was
then closed and the vacuum valve opened. After approximately five minutes (when the
pressure in the vacuum furnace had reached 1000 mTorr or less) an ammonia flow of
120 seem was initiated manually. The pressure was then allowed to stabilize at 500
mTorr. After thirty minutes of ammonia flow, power was removed from the heating
elements and the wafers allowed to cool to room temperature overnight in the vacuum
furnace in 120 seem of ammonia flow. To remove the wafers the following day, the
ammonia flowwas ceased, the vacuum valve opened and a nitrogen purge effected for
several minutes. The nitrogen flow was stopped and the tube again evacuated to base
pressure. The vacuum valve was then closed and the tube purged with nitrogen during
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the removal of the wafers. This process was repeated for annealing temperatures of
700 and 800. Upon removal these wafers were inspected visually for uniformity and
color. Along with an unreacted control wafer, the most favorable specimens were put
aside forXPS and RBS analysis.
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3.4 Semiconductor Devices
Several types of semiconductor devices were fabricated upon 100 mm p-type
wafers of resistivity 5 to 15 Ohm-cm using a custom mask set designed specifically for
this project. Details of the design and the layout of the masks are given in Appendix A.
The fabrication process, a variation of an nMOS process, is similarly described in
Appendix B. The result of fabrication is an array of n+p diodes, Cross Bridge Kelvin
Resistors (CBKR) and Van DerPauws on each of approximately 100 die per wafer.
These devices were used to perform the following experiments.
Van Der Pauws
The sheet resistance of the n-diffused region of the Van Der Pauws was
measured using an HP parameter analyzer. Measurements were taken from a total of
three Van Der Pauws per die located upon three different die and an average taken.
The sheet resistance of the n-diffused region was measured at the center and at four
peripheral points on a separate control wafer using a four point probe as a control.
From the sheet resistance values the surface donor density was calculated.
Cross Bridge Kelvin Resistor
An array of CBKRs were used to determine the specific contact resistance. Two
sets of devices were contructed with square contact openings of side length (/c) 1, 2, 4,
5, 8 and 10 |xm and diffusion overlaps (8) of 1.25, 2.5, 5 and 10 urn. The full matrix of
these devices is given in Appendix B. One set of CBKRs had a layer of the
experimental barrier material interposed between the n-diffusion and top aluminum at
the contact opening. The other set had only aluminum at the contact. Through each of
these structures a current up to 200 pA was passed and the voltages at the bottom
diffusion and top aluminum were measured with a HP parameter analyzer. For those
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CBKRs which showed good ohmic contact, a value of the Kelvin Resistance (RK) was
measured. The value of RK was taken at 100 pA from three CBKRs spread across
three die on a wafer for both types of CBKR - those with a barrier and those without.
These measurements were performed upon wafers that received no final anneal, and
wafers which had been subjected to a conventional furnace anneal at 450 and 500
centigrade for thirty minutes in forming gas (10%H2 90%N2) flowing at 6 slpm.
To determine the specific contact resistance for each type of contact at each
annealing temperature the \og{R^psh) was plotted versus \ogilJ8) upon a graph of
universal CBKR curves.58 Each family of points (corresponding to a single 8 value) is
related to a specific IJ8 value, where /, is the transfer length as previously described.
Thus an average /, value was determined and a specific contact resistance (Rc)
calculated and reported for each type of contact at each anealing temperature.
n+p Diodes
Within each die, four types of diodes were studied. The two geometries
fabricated (square and comb) are shown below in Figure 3-2. Both diode structures
have the same diffused cathode area but are of different perimeter. For both the
square and comb geometries, diodes with the experimental barrier material were
constructed as well as diodes with aluminum metallization only.
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Wafers which had received no post aluminum sinter were diced into strips
containing several test die. Each strip of die was subjected to varying sintering
conditions. Sintering was performed in a standard three-zone atmospheric quartz
diffusion furnace flowing 6 slpm of forming gas (90% N2, 10% H2). The strips were
placed device-side up on flats of silicon carbide and manually pushed into the center
zone of the preheated furnace at a rate of approximately
12"
per minute. Wafer
transfer was performed while the furnace was purged with 10 slpm of nitrogen. The
strips of wafer were soaked for 30 minutes at a temperature of 450 and removed
during a nitrogen purge. Unsintered strips of wafers were obtained and this procedure
was repeated for a sintering temperature of 500.
For each sintering temperature, as well as for diodes which received no sinter,
the forward bias current (/) as a function of the applied voltage (VA) was measured
with an HP parameter analyzer. From plots of I versus VA and log(7) versus VA it was
possible to extract the diode ideality (n) and the series resistance (Rs) of each diode for
each of the various annealing conditions.
Figure 3-2
A schematic diagram showing both the square (left) diode and the comb
diode. The cathode is formed by an n-diffusion in the center area. The
substrate acts as the anode and contact is made around the perimeter of
the cathode.
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From the reverse bias I-VA curves for each of the the four types of diode for
each annealing condition, the reverse breakdown voltage (VB) was determined. The
reverse leakage current (IH) at VB was also recorded as was the reverse leakage
current at VA= -5 volts. From these values, an estimate of the minority carrier lifetime
was made as well as a qualitative comparison of the various diode's performance. The
leakage of the comb diodes, having approximately four times the perimeter for the
same diffused area, was compared to the leakage of the square diodes in order to
ascertain whether the leakage occured predominantly at the perimeter of the junction or
not.
Lastly, from the reverse bias data the reverse breakdown voltage was
measured. A diode which displayed a reverse breadown voltage greater than -5V was
considered to sucessfully rectify. The maximum sintering temperature at which current
rectification was sustained was recorded for each type of diode and related to the
barrier material present (if any).
Control Wafers
During the fabrication process of the diodes, various control wafers were utilized
to determine process parameters such as junction depth, surface concentration of
dopant impurities and oxide thicknesses.
To determine junction depth, a standard groove and stain method was
employed. A four point probe was used to determine the sheet resistance of the
cathode region and the surface concentration of donor impurities was calculated.
Oxide thicknesses were determined using a Nanospec Model 180 thin film measuring
tool.
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Chapter 4: Results
4.1 Deposition of Ti:W Films
Blanket films of Ti:W were sputter deposited over both silicon and silicon dioxide
substrates. The difference, if any, in sputter deposition rate was too small for detection
in all cases indicating a similar sticking coefficient of Ti:W upon silicon and silicon
dioxide substrates. The results of the sputtering rate measurements are given below in
Table 4-1.
Substrate RF Power
(Watts)
Argon Presure
(mTorr)
Deposition
Rate (A/min)
Silicon 2000 10 211 +/-18
Si02 2000 10 207 +/- 25
Silicon 2000 5 178+/- 10
Si02 2000 5 180 +/- 13
Silicon 1000 10 145+/- 29
Si02 1000 10 153 +/-5
Silicon 1000 5 137+/- 8
Si02 1000 5 145 +/- 10
Silicon 500 5 60 +/- 3
Si02 500 5 57 +1-1
Silicon 500 1 55 +/- 5
Si02 500 1 57 +/-7
Table 4-1
Summary of sputter deposition rates
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For each sputtering condition, two runs of three wafers were performed. Two
measurements per wafers were made (at the edge and in the center) and the grand
average calculated. The nonuniformities listed represent one standard deviation about
the mean.
Ar Pressure (mTorr
Figure 4-1
Ti:W deposition rate on silicon as a function of RF power and argon pressure.
In order to minimize the variation in film thickness due to the deposition time,
films were sputtered for periods longer than 300 +/- 0.1 seconds. It was found that
sputtering with RF power greater than 1000 W and argon pressures above 5 mTorr the
sputtering rates were too large to produce films thinner than 500 Angstroms. The best
conditions for the deposition of very thin films were found to be an RF power of 500 +/-
10 W and an argon pressure of 1.0 +/- 0.1 mTorr. This resulted in a deposition rate of
57.5 +/- 2.5 Angstroms per minute. Under these conditions, fairly continuous films were
obtained. All subsequent depositions were performed under these sputtering
conditions. Depositions ranging from six minutes duration to forty minutes resulted in
the same deposition rate (within a limit of measurement of 50 Angstroms). This
indicates that the deposition rate is constant which agrees with the specifications of the
manufacturer.
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Using the standard sputtering conditions, Ti:W was deposited for 25 minutes
upon a bare silicon wafer. Such a long deposition was performed in order to detect any
impurities that may be present. Without breaking vacuum, approximately 1000
Angstroms of aluminum-silicon (1%) was deposited as a capping layer. RBS analysis
of this wafer (see Appendix D for RBS spectra) indicated no traces of argon or oxygen
or other gasseous impurity within the detection limits. Titanium and Tungsten
comprised 25% at. and 75% at. of the film which corresponds to a 1:3 atomic ratio and
a 1:11.5 mass ratio. As an estimate of the ideal density of the film, 8% of the x-ray
density of Titanium (/>,-,= 4.5 g/cm3) added to 92% of the x-ray density of Tungsten
(Pw= 19-2 g/cm3) indicates a film density of 15.5 g/cm3. Based upon a thickness of
1500 Angstroms as determined from the sputtering rate, the Ti:W film density was
calculated as 12.2 +/- 0.82 g/cm3 . Although this figure is less than the ideal, it is well
within an order of magnitude of the ideal value and is not suprising as no
recrystalization or densification was performed. Further, the reasonablility of the
calculated experimental density adds to the credibility of using sputter time to determine
film thickness. It was for this reason that a sufficiently slow deposition rate was finally
chosen. Considering the difficulty and uncertainty involved when measuring films less
than 500 Angstroms thick, the alternative of simply timing the deposition becomes
attractive.
As a second check, sample films of Ti:W upon silicon substrates were prepared
by sputtering for 5 minutes under standard conditions. No capping aluminum layerwas
used and wafers were removed from the vacuum chamber after cooling to room
temperature in argon. From the deposition rate, it was expected that the film thickness
should be approximately 300 Angstroms. Profilometery measurements were
inconclusive regarding the film thickness. Ellipsometry, however, indicated the film
thickness to be between 280.2 and 281.6 Angstroms. The refractive index of the film,
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N,, was found to be 2.37 - 0.13/ which agrees well with the reported value59 of N,=
2.25-0.12; for a Ti:W film with a composition of 30% at. titanium and 70% at. tungsten.
While no other method of directly determining the thickness of the film was available,
the result is consistent with the predicted thickness and the similarity of the refractive
index lends credibility to thickness result obtained by ellipsometry.
For Ti:W films 1500 Angstroms thick, sputtered under standard conditions, a
sheet resistance of 10.3 +/- 0.3 n/square was measured using a linear four point probe
over both silicon and oxide substrates. Although somewhat higher, this value
correlates with the previously published value of 8.53 f^/square.60
Summary
- Continuous films of Ti:W were deposited by RF magnetron sputtering. A
power of 500 W and an argon pressure of 1 mTorr results in an estimated
deposition rate of 60 Angstroms per minute.
- The film composition was estimated as a 25:75 atomic ratio or 8:92 mass
ratio of titanium and tungsten using RBS.
- The refractive index of the film was measured to be 2.37 - 0.13/ using a null
ellipsometer.
- A sheet resistance of approximately 10 Q/sq. was obtained.
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4.2 Patterning of Ti:W Films
Wet Etch for Ti:W
As deposited films of Ti:W were found to etch at a rate of 250 Angstroms per
minute in a 1:1 solution of H202 and H20 heated to 60 centigrade. The silicon dioxide
areas of the wafer remained unaffected after the etch. Any oxide formed upon the
bare silicon was less than the detection limit of 20 Angstroms. However, photoresist
was completely dissolved after the etch.
The addition of 200 ml of NH4OH to one liter of the etching solution described
above (making the solution a 5:5:1 mixture of H2O2:H20:NH4OH) increased the etch
rate to approximately 900 Angstroms per minute with no attack on either the silicon or
the silcon dioxide substrates. Aluminum films were similarly unaffected. This etchant
was used for all subsequent experiments and is refered to as Ti:W etch.
Wafers coated with a 1500 angstrom film of Ti:W were placed into a standard
aluminum etchant (phosphoric and acetic acid at 45 centigrade). No etching was
observed and no change in the sheet resistance of the Ti:W film was measured.
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Lithography of Ti:W
Films of Ti:W were patterned utilizing an aluminum masking layer. This method
is described in detail in section 3.2 and below in Figure 4-2.
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film immediately after Ti:W deposition. Vacuum is
not broken.
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Aluminum is etched in hot phosphoric acid bath to
expose the underlying Ti:W layer.
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Ti:W is etched in hot H20:H2O2:NH4OH mixture to
pattern TI:W.
dissolved.
Photoresist is simultaneously
Si02
Si
Second etch in hot phosphoric acid removes masking
aluminum layer. Ti:W patterning complete.
Figure 4-2
Processing sequence for the patterning of Ti:W films.
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4.3 Nitridation of Ti:W Films
Conventional Furnace Annealing in a Nitrogen Ambient
Silicon wafers bearing a 300 +/- 30 angstrom film of Ti:W were subjected to 60
minute anneals at 600, 700 and 800C in nitrogen flow in a conventional atmospheric
diffusion furnace. Upon removal, the wafers were inspected visually. For the wafers
annealed at 600 C, broad bands of color ranging from bright red, to a deep blue and
then to brown, were visible across each wafer indicating the non-uniformity of the
reaction. These films were obviously of poor quality and unusable. Varying the flow
rates of nitrogen from 4 slpm to 10 slpm reduced the banding effect somewhat, but not
entirely. The best results were obtained for a nitrogen flow rate of 8 slpm. It is believed
that the banding effect is caused by the irregularities in the gas flow in the furnace tube
during the thermal reaction causing the film thickness to vary across the surface of the
wafer.
Variation in the film across a wafer is problematic and is usually eliminated by
altering such parameters as wafer spacing and gas flow characteristics. This avenue
was not pursued since the nitridation reaction was not occuring to the desired extent, if
at all. This conclusion was based upon the observation that the films were brightly
colored. It is known that anti-reflective coatings of titanium oxide often used in optical
applications have a strong blue hue. AES analysis confirmed high levels of oxygen
permeating the film. This was not suprising as the furnace relies upon the positive
pressure of nitrogen at the source of the furnace to exclude any atmospheric gasses. It
is reasonable to expect minute leaks in the nitrogen delivery system allowing oxygen
into the tube. Although high-purity nitrogen was used, given the length of the reaction
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(over 4 hours at temperatures of greater than 500 C) even trace amounts of oxygen
would be present. High levels of carbon were also detected throughout the bulk of the
film.
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Figure 4-3
AES elemental depth profile from Ti:W film annealed in nitrogen ambient.
Results similar to those acheived with a 600 C anneal were obtained for film
subjected to a 700 C anneal. Although no AES analysis was performed on the 700 C
samples, the same brightly colored films indicated a similar end product. Films
subjected to an 800 C anneal were an even golden-brown in color across the surface
of the wafer indicating a uniform reaction. However, a network of fine cracks indicated
the presence of severe tensile stress. Observation of these films under an optical
microscope revealed the film lifting from the substrate at the edges of the cracks.
Based upon this and the poor quality films produced at lower temperatures,
conventional nitridation of the films in nitrogen was not felt to be promising as a
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potential fabrication process and attention was turned elsewhere. The quality of the
films resulting from nitridation in a vacuum furnace in the presence of ammonia
supported this decision.
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Vaccum Furnace Annealing in an Ammonia Ambient
Wafers bearing an Ti:W film approximately 300 Angstroms thick were placed
into a preheated and nitrogen-purged vacuum furnace. The furnace tube was then
evacuated to approximately 35 mTorr and pressurized with ammonia to roughly 500
mTorr. After 30 minutes, the power to the heating elements of the furnace was
removed, and the tube and wafers were allowed to cool slowly to room temperature in
ammonia as detailed in section 3-3. These films were grey to golden-brown in color
and very even in appearance across the surface of each wafer. The resulting films
were then analyzed using XPS and RBS. Typical XPS and RBS spectra are given
below in Figure 4-4 and Figure 4-5 respectively.
550.0 Blndlitg Energy (eV) 0.0
Figure 4-4
XPS spectra from Ti:W film annealed in ammonia ambient.
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Figure 4-5
RBS spectra from TIW film annealed in ammonia ambient.
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Summary
Unlike films annealed in nitrogen ambient, films annealed in ammonia were
grey to golden-brown, even in appearance and continuous for the
temperature range of the study.
XPS spectrum of surface for all annealed films are similar to Figure 4-4.
RBS spectrum are similar to Figure 4-5 for all bulk films.
Both analytical techniques indicate the presence of oxygen and nitrogen in
the films and show evidence of silicon segregation at the film surface.
No other impurities were detected.
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44 Effect ofAnnealing Temperature upon Ti:W Films
Composition of Bulk Films
RBS analysis of Ti:W films subjected to 600, 700 and 800 C anneals in an
ammonia environment reveals a change in composition with changing annealing
temperature. The composition of the films at the various annealing temperatures is
given in number of atoms per square centimeter as well as atomic percent (normalized
to the percentage of tungsten) in Table 4-2 below. The normalized atomic percentage
of each species identified within the bulk film is shown in Figure 4-6.
Element Atomic Composition
(1015 atoms/cm2)
Atomic Percent
(normalized to W)
None 600 700 800 None 600 700 800
H 19.7 85.4 137 0 18 70 87
W 158 120 122 166 100 100 100 100
Si 5.64 12.2 77.3 0 5 10 84
N 56.4 153 278 0 51 130 170
Ti 52.5 43.4 54.9 58.6 33 36 45 33
O _ 338 183 196 0 310 150 120
Table 4-2
Composition of bulk films annealed in ammonia as determined by RBS..
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Anneal Temp.
Figure 4-6
Elemental composition of films annealed in ammonia as a
function annealing temperature as determined by RBS.
The ratio of titanium to tungsten in the the films studied ranges from 1 :2.2 for
the film annealed at 700C to 1 :3 for the as-deposited Ti:W film. For films receiving no
anneal, this result is identical to that obtained during the sputtering rate characterization
experiments. For the annealed films, the ratio of titanium to tungsten remained at a
similar magnitude for all temperatures studied. This result is not suprising and serves
to validate this analysis method.
The interface between the metal film and the silicon substrate for the as-
deposited sample is quite sharp and so no silicon is detected in the film. For the
annealed films, the amount of silicon increases with increasing temperature. For the
films annealed at 600C, the silicon to tungsten ratio is 1 :20. This ratio decreases to
approximately 1:1.2 following an 800C anneal. As the substrate material is
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essentially pure silicon, a great concentration gradient drives the diffusion of silicon
atoms upwards through the film. With large amounts of silicon present in the film, the
formation of silicides is likely.
The average amount of oxygen contained in the annealed films is strongly
dependent upon the annealing temperature. While no detectable amount of oxygen is
present in the bulk as-deposited film, a 600C anneal results in a ratio of the number of
oxygen to tungsten atoms of almost 3:1. At annealing temperatures greater than 600,
the ratio continually drops to approxiamtely 1.2:1 after an
800 anneal. Since the RBS
method measures the number of atoms of a given species throughout a material and
reports an average number, it is not suprising that no oxygen was detected in the as-
deposited sample film. Under contamination free conditions of sputtering, no oxygen
would be incorporated into the film and only a native oxide would form after removal
from vacuum. This small amount of surface oxygen, averaged out across the thickness
of the film, would not be noticable in the RBS spectra.
However, all annealed films showed significant levels of oxygen. For such
amounts of oxygen to be detected, a bulk concentration of oxygen must be present
within the film and not at the surface. Since all films were left in the vacuum furnace to
cool to room temperature in a flow of ammonia, the possibility of reoxidizing the nitrided
film upon removal from the vacuum furnace was eliminated. The ammonia was
supplied by semiconductor grade gas bottles and piped to the furnace in continuous
stainless-steel tubing, thereby eliminating the gas source as a source of oxygen
contamination. While it is possible that the films were pre-oxidied during the loading of
the pre-heated vacuum furnace, the nitrogen purge of the furnace tube should have
reduced the possibility of oxidation during this step. It is more likely that a leak in the
vacuum furnace introduced oxygen during the nitridation process. The wafers were
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loaded into the vacuum furnace during a nitrogen purge. Beginning with the time when
the furnace was evacuated, atmospheric oxygen would certainly begin to leak into the
tube. This oxygen would be present during the annealing step and would persist during
the subsequent cooling time. A vacuum furnace leak rate of only 5 mTorr per minute
overnight might very well provide sufficient oxygen to oxidize, reoxidize or merely to
diffuse into the film.
The amount of oxygen incorporated into the film is a function of the annealing
temperature as is the amount of nitrogen. As shown in Figure 4-6, the amount of
oxygen in the film rises sharply after a 600C anneal and drops off with increasing
annealing temperature. In comparison, the amount of nitrogen incorporated into the
film increases continually with increasing annealing temparature. While no detectable
amount of nitrogen is present within the as-deposited film, the ration of nitrogen to
tungsten after a 600C anneal is approximately 1:2 and after an 800C anneal is almost
3.4:2.
Recalling from Table 2-1 the heats of formation at room temperature of the
various oxides and nitrides of titanium and tungsten, it is apparent that the oxides form
more readily than the nitrides. At elevated temperatures, this may not be the case.
There is certainly some activation energy associated with the formation of each type of
compound (oxide and nitride). In the vacuum furnace during the annealing step, both
oxygen and nitrogen compete for the available metal ions. The 30 minute soak at the
annealing temperature followed a prolonged cooling cycle would insure that the two
compounds will have reached some equilibrium proportions. At 600C, oxygen may be
the stronger competitor resulting in a greater amount of oxygen present in the film. At
higher annealing temperatures, the greater amount of nitrogen present in the film
(compared to oxygen) suggests that it has become the more aggressive species and is
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able to preferentially form its compounds. This may have been accomplished by
displacing oxygen from oxide compounds atoms or by preventing the formation of
oxides. For either case, the result was an increase in the proportion of nitrides to
oxides. Once having formed, the nitrides, being particularly stable, would then persist
through the cooling cycle and avoid decomposition or being reoxidized.
It may also be the case that ammonia does not decompose significantly at lower
annealing temperatures. By annealing at 700 or 800 C a considerably greater amount
of nitrogen ions are released and the overall compound formation would favor nitrides
over oxides. This assumes that the amount of oxygen contamination is independant of
the annealing temperature as is the case for a slow vacuum leak. This would also
explain the increase in the amount of hydrogen incorporated in the film with increasing
annealing temperature. However, if the ammonia decomposition rate were roughly
constant across the temperature range studied, the increasing diffusivity of hydrogen
with increasing annealing temperature would adequately explain the increasing
hydrogen percent composition.
RBS provides no indication as to the chemical form of the hydrogen atoms. It is
known that monatomic hydrogen diffuses readily though bulk metal and can recombine
into diatomic hydrogen gas which is incapable of further diffusion. Pockets of this gas
can form and cause the film to rupture or crack. This phenomenon was not observed.
All of the elements observed in the films are capable of forming hydrides, although at
elevated temperatures these compounds would be expected to decompose
immediately after formation. It is possible that stable hydrides form during the cooling
cycle, but no evidence for or against their existence is observed.
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Summary
Oxygen is incorporated into the film in large amounts. The source of
contamination is most likely leaks in the vacuum furnace.
With an increase in annealing temperature more nitrogen and silicon are
incorporated into the film and the amount of oxygen decreases.
The presence of increasing amounts of hydrogen in the film is inferred from
missing mass in RBS analysis.
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Surface Elemental Distribution
XPS analysis of top 30 Angstroms of Ti:W films subjected to 600, 700 and
800 anneals in an ammonia environment indicates a change in composition and
elemental distribution with varying annealing temperature. This result is summarized in
Table 4-3. The atomic percentage of each species composing the film surface (as a
function of annealing temperature) is shown below in Figure 4-7.
Element Atomic Percent
Composition
Atomic Percent
(normalized to V\')
None 600 700 800 None 600 700 800
W 35.2 33.6 24.6 23.3 100 100 100 100
Si 0.30 2.30 2.20 9.30 0.9 6.9 8.9 40
N 2.00 1.50 19.4 22.6 5.7 4.5 79 97
Ti 7.70 7.70 4.20 4.00 22 23 17 17
O 54.8 54.9 49.6 40.9 160 160 200 175
Table 4-3
Atomic percent composition of surface of films
annealed in ammonia as determined by XPS.
Both nitrogen and oxygen are present in the surface of the as-deposited Ti:W
film. XPS analysis indicates that greater than half of the as-deposited Ti:W film's
surface is composed of oxygen while RBS analysis detects no oxygen in the same
sample. Thus, the existance of a native oxide is verified. As discussed previously,
RBS averages a signal across the thickness of a sample and so would be insensitive to
an atomic species residing solely at the immediate surface of a sample. This oxide
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persists for all annealing temperatures tested in this study. The amount of oxygen
incorporated into the surface of the film decreases quickly with increasing annealing
temperature. This is also consistant with the RBS results.
None
Anneal Temp,
600
Figure 4-7
Elemental composition of surface of films annealed
in ammonia as a function annealing temperature.
The amount of nitrogen detected at the surface of the as-deposited the sample
is near the detection limit of the XPS method and so the exact amount is questionable.
Even after a 600C anneal, the amount of surface nitrogen is very small. It is not until a
700C anneal that a large percentage of the sample surface is nitrogen. This is in
agreement with the results obtained from RBS analysis and supports the idea that
there is a minimum temperature necessary for the nitridation reaction to occur. After an
800C anneal, there is almost a 1:1 correspondence of nitrogen atoms to tungsten
atoms. Again, as seen with the bulk film by RBS, as the amount of nitrogen increases
the amount of oxygen decreases.
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The percentage of titanium and tungsten at the film surface decrease with
increasing annealing temperature. Comparing the amounts of each metal at the
surface of the as-deposited Ti:W film to the surface of the sample annealed at 800C, a
large change is observed. The atomic percentage of tungsten is reduced over 33%,
(from 35.2 % to 23.3%) while the amount of surface titanium is reduced by 48% (from
7.7% to 4%). From the RBS results, it is known that large amounts of oxygen and
nitrogen enter the bulk film at elevated annealed temperatures. If the native oxide is of
a similar composition to the annealed oxy-nitride layer formed at the surface of the
sample film, then it can be concluded that either 1) the native oxide is thinner than 30
Angstroms (the probe depth of XPS) and the enriched metallic content of the native
oxide (in comparison to the anealed films) is caused by detection of the underlying
metallic film or that 2) the deficiency of metal species in the annealed oxy-nitride is due
to a change in the stoichiometry of the oxides and nitrides. At room temperatures,
oxygen rich oxides are energetically favorable for both titanium and tungsten and so it
would not be unreasonable to detect less metallic ions at the heavily oxidized surface
of annealed films. Further, the incorporation of large amounts of nitrogen into the
surface of the film would tend to decrease the amount of metals present. This would
indicate that the oxy-nitrides of titanium and tungsten are less dense than the pure
metals. This too is not unreasonable.
As expected, the amount of silicon found at the surface of the films increases
with increasing annealing temperature. Silicon, being highly mobile and driven by a
large concentration gradient quickly diffuses along the grain boundaries of the
underlying Ti:W film. With a large amount of both oxygen and nitrogen present at the
film surface, the silicon should bind quickly and be immobilized.
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Summary
With an increase in annealing temperature a significant amount of nitrogen
is incorporated into the film surface while the amount of oxygen decreases
slightly.
An increase in the amount of silicon at the film surface is observed with
increasing annealing temperature. This is most pronounced at 800C.
The amount of titanium and tungsten at the film surface decreases slightly
with increasing annealing temperature.
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Chemical States of Elements at Film Surface
Using XPS to study the chemical states of the constituent elements, the surface
of the films were further studied. Observing the shifts of the various elemental peaks
found in high resolution XPS spectra, it was possible to identify the specific chemical
binding states of some of the constituent elemental species. These results are given
below for each element independently.
Nitrogen
In its elemental form, the binding energy of the 1s electron of nitrogen is 397.9
eV (electron volts). As nitrogen combines with other elements (including itself), the
binding energy of the 1s electron changes. From the magnitude and/or direction of the
corresponding shift of the 1s electron peak in an XPS spectra, it is generally possible to
determine what compounds have formed. For all annealed films considered in this
study, a reduction of the 1s binding energy was observed. This result is summarized
below in Table 4-4. This is indicative of nitrogen being reduced, as would be the case
where nitrogen is bonded to metals.
Binding Energy
(eV)
Elemental Form 397.9
600C Anneal 397.3
700C Anneal 396.7
800C Anneal 396.8
Table 4-4
Nitrogen 1s electron binding energies.
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After the 600C anneal, there is a shift of roughly 0.6 eV of the 1s peak. The
magnitude of shift of the same peak for both the 700 and 800C annealed films is
roughly 1.1 eV. This indicates that a second nitride compound has formed at the
elevated temperatures. It is not possible to tell if the first nitrogen compound (formed at
600C) is no longer present or if the second compound is present in such amounts so
as to obscure the peak of the first. Again, the limitation of resolution precludes a
definitive conclusion. However, as seen in previous analyses, there appears to be a
limiting temperature for the formation of a some nitride compound(s).
Summary
The shift in the binding energy energy of the 1s electron of nitrogen
indicates that the nitrogen present at the surface of the annealed film is
bonded to a metallic ion.
- More than one metallic compound containing nitrogen forms during
annealing at temperatures of 700C or greater.
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Oxygen
Oxygen is present in all annealed films considered in this work. The binding
energy of the 1s electron of free oxygen is 531.6 eV. In the XPS spectra of the
annealed films, two oxygen peaks were observed in the neighborhood of the expected
1s peak. One peak, labeled Oxygen A, is strongly shifted negatively in all cases of
annealing. It is not possible to quantitatively describe the shift of the second peak,
Oxygen B. While there may be a very slight shift of a tenth of an electron volt, the
limitation of resolution of the instrument precludes such a conclusion. That at least two
peaks exist is certain.
Binding Energy (eV) Normalized Peak Area
Oxygen A Oxygen B Oxygen A Oxygen B
600C 530.0 531.6 36.1 61.9
700C 530.1 531.4 44.5 55.5
800C 530.2 531.6 46.8 53.2
Table 4-5
Binding energies and peak areas for oxygen 1s electrons as determined by XPS.
Also of interest is the areas of the two oxygen peaks relative to each other. A
summary of which, with the associated binding energies of the oxygen 1s electrons is
given in Table 4-5 above. As the annealing temperature is increased, the size of the
Oxygen A peak increases at the expense of the Oxygen B peak. After a 600C anneal
the peak area ratio of Oxygen B to Oxygen A is almost 2:1. As the annealing
temperature is increased to 800C that ratio drops to almost 1:1. This indicates a
change in the relative amounts of at least two oxygen bearing compounds. Due to the
resolution limitations of the instrument, finer structure of the oxygen peaks cannot be
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ascertained. The two peaks observed may be composed of smaller peaks representing
separate compounds bearing oxygen. That determination cannot be made, and so no
further information is available from this spectra.
The Oxygen B peak corresponds closely to that expected for isolated oxygen
atoms located within the top 30 Angstroms of the annealed film surface. While it is
possible for monatomic oxygen to diffuse into the film, it is unlikely that at the elevated
temperatures of the nitridation process such a large number of oxygen atoms (as much
as 54% of the film surface is oxygen) would remain in the monatomic state. The
amount of shift observed in the Oxygen A peak is not unique to a particular compound.
Considering binding energies of the oxygen 1s electrons alone, there is insufficient
information present to uniquely determine the chemical states of the oxygen bearing
compounds in the top of the film.
Summary
- At least two compounds containing oxygen are present at the surface of the
annealed films.
- The amounts of these compounds (relative to each other) change with
increasing annealing temperature.
- Consideration of the XPS spectra of oxygen alone is insufficient to uniquely
determine these compounds.
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Titanium
For the as-deposited Ti:W film, an XPS spectra was obtained and a
deconvolution of the peaks in the neighborhood of the 2p titanium peak performed to
extract the probable chemical states of the surface titanium atoms. It is known that the
2p electron of metallic titanium has a binding energy of 453.8 eV. No peak in the XPS
spectra corresponding to metallic titanium was detected, however a strong peak at
458.3 eV was observed.
A similar analysis was also performed for films annealed at various
temperatures in an ammonia environment. Again, no metallic titanium was detected,
however, two titanium compounds were identified in each film. The peaks
corresponding to these compounds were labeled Titanium A and Titanium B. Table 4-6
below, summarizes the observed binding energies associated with each of these peaks
as well as the area of the peaks relative to one another.
Binding Energy (eV) Normalized Peak Area
Titanium A Titanium B Titanium A Titanium B
600C 456.6 458.3 16.7 83.3
700C 456.1 458.2 17.2 82.8
800C 455.7 458.1 44.8 55.2
Table 4-6
Binding energies and peak areas for titanium 2p electrons as determined by XPS.
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Table 4-7 below, lists the binding energies associated with a selected group of
titanium compounds. The existance of these compounds have been reported by other
authors in similar experiments performed with Ti:W films.
Compound Binding Energy (eV)
TiO 455.5
TiO, 458.3
Ti,0, 456.6
TiNz
z=0.61
z=0.70
z=1.00
454.6
454.9
455.1
Table 4-7
Binding energies for selected titanium compounds61
Comparing the experimental results listed in Table 4-6 to the known compounds
listed in Table 4-7, it is immediately obvious that the titanium peak detected at the
surface of the as-deposited film and the peak Titanium B (observed in the annealed
films) correspond to titanium dioxide (Ti02). For the peak Titanium A, the amount of
shift observed from the metallic is not constant across the temperature range studied
and decreases with increasing annealing temperature. For the film annealed at 600C,
peak Titanium A corresponds to the oxygen rich oxide Ti203. However, following an
800C anneal, the same peak occurs in the neighborhood of where a stoichiometric
titanium mononitride, TiN, would be expected. It has been demonstrated previously
that greater amounts of nitrogen are incorporated into the film with increasing annealing
temperature while the amount of oxygen decreases. Further, the XPS spectra for
nitrogen indicates that the nitrogen incorporated into the film is metallically bound. This
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suggests that the peak Titanium A corresponds to some form of titanium nitride. The
relative area of this peak increases with increasing annealing temperature, which is in
agreement with previously obtained results. However, the magnitude of the peak shift
observed at the lower annealing temperatures is insufficient and seems to refute this
conclusion.
It is suspected that at annealing temperatures above 600C some temperature
restricted reaction occurs wherein more nitrogen is incorporated into both the bulk and
the surface of the film and oxygen is displaced. Following this reasoning, it may be that
after a 600C anneal, peak Titanium A is due to the presence of Ti203 in the film
surface. At the higher annealing temperatures, such as 700C, nitrogen may be able to
attach to the Ti203 and form an intermediate oxynitride in of the form T^O^N^., where
the values of y and z are presumed to be less than 1 such that y+z is greater than 1.
With an anneal of 800C, the nitrogen may be able to displace the oxygen entirely and
form the stoichiometric mononitride TiN.
Alternatively, there may be some non-stoichiometric form of TiN2 present
following all anneals, where z>1, causing a greater than expected peak shift at lower
annealing temperatures which returns to the expected value for z=1 at elevated
annealing temperatures. It is unlikely that the peak Titanium A is due to titanium bound
to silicon, due to the temperature dependence of the peak energy. Further, no peaks
are observed at those energies corresponding to titanium silicides. At the elevated
temperatures, there would be sufficient silicon present to form a detectable amount of
such compounds.
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The deconvolution of a typical group of XPS titanium peaks are shown in Figure
4-8 below. Figure 4-9 shows the percent composition of the titanium compounds
formed at different temperatures, normalized to the total amount of tungsten in the film
surface.
471.2 Binding Energy (eV) 452.0
Figure 4-8
Typical XPS titanium spectra showing deconvolved peaks.
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Anneal
Figure 4-9
Normalized amounts of titanium compounds at film surface
as a function of annealing temperature as determined by XPS.
Summary
At the surface of the as-deposited Ti:W film, it is observed that all titanium
present is bound to oxygen in the form of Ti02.
No metallic titanium was detected in any of the films probed.
The amount of titanium dioxide formed decreases with increasing annealing
temperature.
An increasing amount of titanium nitride is formed as the annealing
temperature is increased.
The stoichiometry of the titanium nitride is unknown. The presence of
non-
stoichiometric titanium nitride or titanium oxynitride is inferred.
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Tungsten
A similar analysis (isolation and deconvolution) as was performed for titanium
was performed for tungsten. It is known that 4f7/2 electron of metallic tungsten in a
Ti:W matrix (30:70 atomic ratio) has a binding energy of 30.3 eV. Due to the proximity
of the the 4f7/2 and 4fg^ electrons, tungsten peaks appear as doublets. Separation
between the peaks is constant at 2.2 eV. Thus, in the case of metallic W, the slave
peak occurs at 32.5 eV. Table 4-8 below lists the binding energies of the tungsten 4f7/2
electron for a selected group of compounds.
Compound Binding Energy of
4f7/2 electron (eV)
wo3 35.3
WOx 31.3
WNy
y=0.47
y=0.50
y=1.00
31.1
31.6
32.1
Table 4-8
Binding Energies of selected tungsten compounds
For the as-deposited Ti:W film, a high resolution spectrum was obtained and
three master-slave peak pairs were observed. The master peak (4f7/2) for each of
these pairs occured at an energy of 30.3 eV, 31.2 eV and 35.1 eV. From this result, it
was determined that metallic tungsten, non-stoichiometric tungsten oxide WOx and
tungsten trioxide (W03) were present at the film surface. The deconvoluted spectrum
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showing the various peaks is given below in Figure 4-10. This spectra is essentially
identical to that obtained by J. L. Alay et al. The 1-to-1 correspondence of the peaks to
independently reported results serves to validate the method of analysis used in this
experiment.
45.0 Binding Energy bV) 25.0
Figure 4-1 0
XPS spectra of as deposited film showing deconvolved tungsten peaks.
From the area of each master peak, the proportion of each compound (relative
to the total amount of tungsten present at the film surface) was determined. For the
surface of the as-deposited film, 38.4% of the tungsten occured in the metallic form,
41.8% as W03 and 19.8% as WOx. Literature62 suggests that the value of x is in the
neighborhood of 1.12 for the sputtering conditions chosen, but the exact stoichiometry
of the sub-oxide cannot be determined from the data collected. The peaks associated
with the sub-oxide do not disappear after sputtering the surface of the film. It appears
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they are related to oxygen contamination within the instrument. These peaks are not
present in the spectra of the annealed films and it is presumed that the other larger
peaks obscure them.
In the XPS spectra of the annealed films no peaks corresponding to metallic
tungsten are observed; however, five shifted peaks in the neighborhood of metallic
tungsten are detected. With the knowledge that the peaks corresponding to the 4f7/2
and 4^ electrons of tungsten are separated by 2.2 eV, the relevant peaks and their
shift from the metallic binding energy can be identified and separated from incidental,
non-related peaks.
Two pairs of peaks, labeled Tungsten A and Tungsten B, corresponding to
tungsten compounds were identified in each of the spectra collected from the annealed
films. The corrected binding energy and area (relative to one another) of each master
peak is given below in Table 4-9. The fifth peak, displaying an erratic energy shift with
increasing annealing temperature and occuring with no master or slave peak, is not
considered to be related to tungsten.
Annealing
Temperature
Corrected Binding Energy
(eV)
PeakArea Normalized to
Total Tungsten Content
Tungsten A Tungsten B Tungsten A Tungsten B
600 C 33.2 35.4 45.4 54.6
700 C 32.8 35.6 57.8 42.2
800 C 32.4 35.0 67.6 32.4
Table 4-9
Binding energies and peak areas for probable tungsten compounds.
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Comparing the expermentally observed peaks in Table 4-9 with the known
peaks in Table 4-8, it is readily apparent that peak Tungsten B corresponds to W03.
The relative amount of this compound decreases with increasing annealing
temperature. This is consistent with the previous observation that the amount of
oxygen incorporated into the surface of the film decreases with increasing annealing
temperature. The peak Tungsten A, does not correspond directly with any of the
compounds listed with one exception. Following an anneal of 800 C, peak Tungsten A
falls where WN is expected. For the lower temperature anneals, this peak occurs at a
slightly higher binding energy. The amount of shift is inversely proportional to the
annealing temperature. This trend is similar to that seen for the non-stoichiometric
nitrides of tungsten. As the proportion of nitrogen to tungsten increases, the binding
energy shift positively. This suggests that at annealing temperatures lower than 800
C, a nitrogen-rich tungsten nitride may be forming. As the annealing temperature
increases, the proportion of nitrogen to tungsten approaches 1:1 until following an 800
C anneal, a stoichiometric WN is formed. This explanation conflicts with the
observation that the overall amount of nitrogen detected in the film surface increases
with increasing annealing temperature. Since tungsten is present in much larger
amounts that titanium and silicon, the discrepancy of nitrogen cannot be compensated
for elsewhere with a different atomic species making this explanation unlikely.
An alternative explaination of the shift observed for peak Tungsten A is the
formation of a stable oxynitride of tungsten during the annealing process. When
nitrogen is present due to the decomposition of ammonia in the furnace tube, it may be
able to displace oxygen from the W03 present at the surface of the film and form a
compound of the form WOyNz. As the annealing temperature is increased, the value of
y decreases while z increases, converting more oxide into oxynitride. The effect of this
would be a reduction of the binding energy of the 4f electrons and a decrease in the
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amount of W03 present at the surface of the film. This continues until the oxygen is
entirely displaced by nitrogen (y approaches 0 and z approaches 1) and WN is present
as a separate compound. This explanation is more consistant with the change in
elemental proportions with increasing annealing temperature.
From the master-peak areas obtained form the spectra of the surface of as-
deposited and annealed films, the amount of each tungsten compound (normalized to
the total amount of tungsten detected in the surface of the film) has been established.
The result is given below in Figure 4-1 1
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Figure 4-1 1
Relative amounts of tungsten compounds as a function of annealing temperature
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Figure 4-1 2
Typical XPS tungsten spectra showing deconvolved peaks.
The deconvolution of a typical group of XPS tungsten peaks obtained from an
annealed film is shown above in Figure 4-12. Tungsten compounds exhibit pairs of
peaks which are separated by 2.2 eV; accordingly the fifth peak is not considered to be
related to tungsten.
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Summary
No metallic tungsten was detected at the film surface after annealing.
The amount of W03 was observed to decrease with increasing anneal
temperature.
The presence of a non-stoichiometric tungsten oxynitride WOyNz at the film
surface is postulated. As the annealing temperature is increased, y
approaches 0 while z approaches 1
The amount of oxynitride increases with increasing annealing temperature.
The non-stoichiometric tungsten oxide is considered an artifact originating
from impurites within the instrument.
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Relative Elemental Distribution Within the Annealed Film
RBS was performed upon Ti:W films annealed at different temperatures in an
ammonia environment as previously described in section 3.3, the results of which are
given in Table 4-2 and Figure 4-6 of section 4.4. Analyses of these results was
performed using the software package RUMP. In using this software, a model of the
film is created and a simulation of the RBS spectra arising from that film is compared to
the experimental spectrum. The model is formed by stacking up homogeneous layers
of varied composition and thickness that approximate the composition of the
experimental film. By altering the elements present, as well as their relative proportions
in each layer, the model is tailored to match the experimental data. The simulated
spectrum is then overlayed upon the experimental spectrum and the fit judged visually.
While a real film undoubtedly consists of gradients of concentration for each of the
observed elements, it is only possible to model the film using homogeneous layers.
Thus, unless a vast number of very thin layers are plied to form the model, there will be
some discrepancies in the fit of the simulated spectrum. However, even for realistic
numbers of layers, useful information regarding the compositional variation within the
experimental film is obtainable.
Upon close examination of the RBS spectra obtained from the annealed Ti:W
films, the interfacial migration of silicon, titanium and tungsten was observed. The
silicon moved towards the surface of the film while titanium and tungsten advanced
towards the substrate. More migration was detected at elevated temperatures. The
greatest amount of mixing occured for the films annealed at 800C. This was readily
apparent within the RBS spectra for this sample - shown below in Figure 4-13.
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Figure 4-1 3
Detail of the experimental RBS spectrum for Ti:W film annealed at 800C
The best visual fit of the data was obtained using a five-layer model. From this
model, the variation of composition throughout the thickness of the experimental film
was approximated. The result of the simulation is given below in Table 4-10. Both the
composition of each layer in terms of atoms per cm2 and the percent composition
normalized to tungsten are presented.
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Atoms per cm2 x 1015 Atomic Percent Composition
(normalized to tungsten)
Layer Ti W N 0 Si H Ti W N O Si H
1 20 53 90 70 14 34 37 100 170 130 26 63
2 15 52 84 50 6 73 29 100 163 98 11 140
3 18 37 63 42 4 46 48 100 170 110 11 120
4 6 15 20 20 36 3 40 100 130 130 240 20
5 0 9 21 14 18 7 0 100 230 150 190 77
Figure 4-1 0
Composition of sub-layers in Ti:W film nitrided in ammonia given in number of
atoms and normalized atomic percent. Layer one corresponds to surface and layer
five the substrate.
From the RUMP simulation, it is also possible to determine the thickness of
each model layer relative to the entire film. This provides some indication as to the
scale of the elemental concentration gradient within the experimental film. The relative
thickness of each layer is given below in Table 4-11.
Layer 1 2 3 4 5
Relative Thickness 0.30 0.30 0.22 0.11 0.07
Table 4-1 1
Relative thickness of component layers of model film.
As expected, the segregation of silicon at the surface of the film is observed.
For every 100 tungsten atoms at the upper-most
region of the film (layer 1), there is an
average of 26 silicon atoms present as well. Further, the amount of silicon in the film
decreases with increasing depth until layer four is reached. In layers four and five, the
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amount of silicon present in the film is significantly greater than the amount of tungsten
- reaching a maximum of 240 silicon atoms for every 100 tungsten atoms in layer four.
Beneath layer five is the silicon substrate, where no tungsten is present in detectable
quantities and silicon is found in its single crystal form. There are exactly twice the
number of silicon atoms as tungsten atoms present in the lowest portion of the film.
Thus, it appears that the silicon found in the lower, silicon-rich portion of the film is
bound to the metallic species in the form of disilicides. In the middle and upper portion
of the film, the amount of silicon detected is significantly lower. It is probable that
diffusion along grain boundaries accounts for this observed silicon.
Previous XPS analysis indicates that the top 30 Angstrom layer of this film is
composed of 9.3% silicon in the form of silicon oxides and nitrides. This correlates to
40 silicon atoms for every 100 tungsten atoms at the film surface. This is in close
agreement with the RBS result. Since the amount of silicon in the upper portion of the
film decreases from the surface concentration with increasing depth, it is not
unreasonable that RBS underestimates the surface concentration of silicon. From the
comparison of these two analytical methods, it is deduced that layer 1 is thicker than 30
Angstroms.
For both metals, titanium and tungsten, there is a movement towards the
substrate following the anneal. While the amount of each metal present decreases
with increasing depth, traces are detected deeper below the film surface than in films
annealed at lower temperatures. Tungsten is detected more deeply than titanium.
However, the ratio of the amounts of the two metals remains fairly constant in the
regions where both metals are present. It is observed that the region below the surface
of the film (layer 2) is slightly deficient in titanium. This is not observed in films
annealed at other temperatures and may be specific to this particular sample. Previous
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XPS results indicate that the atomic ratio of titanium to tungsten at the film surface is
17:100. This is off by a factor of 2 from the RBS result of 37:100. It may be that there
is some discrepancy in the sensitivity factors associated with each technique or there
may be a finer structure in the film than has been observed.
The gaseous elements nitrogen and oxygen are detected permeating the bulk
of the film. From the missing mass of the RUMP simulation, the presence of hydrogen
is inferred. The amount of nitrogen in the film is greatest at the film-substrate interface.
Presumably, this occurs because the diffusivity of nitrogen through single crystal silicon
is very low, causing it to segregate at the film-substrate interface. Throughout the rest
of the film, the amount of nitrogen is roughly constant, ranging from 1.3 to 1.7 times the
amount of tungsten. Although the amount of oxygen throughout the film is high, there
appears to be a region below the surface (layer 2) where there is some oxygen
deficiency. In this same region, the greatest amount of hydrogen is inferred. In the
lower layers of the film where silicon is predominant, the amount of oxygen and
hydrogen drop off sharply.
The model used to simulate the annealed film consists of five layers of varying
composition. While the visual fit of the simulated spectrum to the experimentally
obtained spectrum is very good, there is insufficient evidence to support the conclusion
that the annealed film also consists of several layers. Some of the variation seen in
elemental proportions throughout the film can be explained by uncertainty and
resolution limitations of the RBS technique. However, the presence of a silicon-rich
lower region of the film is irrefutable. While finer structure may be present, the
evidence that two overall sub-layers are present within the film is substantial. RBS data
suggests that the annealed film consists of a lower region, predominantly titanium and
tungsten di-silicides and an upper region formed by titanium and tungsten oxy-nitrides.
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Figures 4-14 and 4-15 are derived from the simulated spectra. The average
composition of each sub-layer as a function of depth given in Table 4-10 and the
relative thickness of each layer in Table 4-11. The relative composition of each
element believed to be present in the film is compared.
Substrate
Figure 4-1 4
Normalized percent composition of Ti, Si andW thoughout bulk film.
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Figure 4-15
Normalized percent composition of H, 0 and N thoughout bulk film.
Lastly, ellipsometric measurements of the films annealed at 800C in ammonia
were approximately 540 Angstroms thick. A refractive index of 2.65
- 0.032/was also
determined for these films. This is consistant from other ellisometric measurements
made upon the other annealed and as-deposited films.
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Summary
The segregation of silicon at the film surface has been observed.
The lower portion of the film in the vicinity of the substrate contains
significantly larger amounts of silicon. The roughly 2:1 ration of silicon to
refractory metal indicates the presence of titanium and tungsten disilicides.
Oxygen and nitrogen are found throughout the thickness of the film with
slightly more incorporated at the surface, suggesting the presence of
refractory oxynitrides.
Titanium and tungsten atoms have migrated towards the substrate to a
considerable extent. Ellipsometric measurements indicate a film thickness
of approximately 560 Angstroms supporting this observation.
The presence of hydrogen throughout the film is inferred from the missing
mass in the RBS simulation.
A refractive index of 2.65 - 0.032/ is measured for films annealed at 800C in
ammonia.
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4.5 Sheet Resistance of n+ Silicon
Van Der Pauw test structures (as described in Section 2-4) were used to
determine the sheet resistance of the phosphorus-doped silicon upon processed device
wafers. The fabrication process, as detailed in Appendix B, relies upon an 85 KeV
phosphorus implant to create n+ regions in the p-type silicon substrate. Using equation
10, as shown below, the sheet resistance of the implanted n-silicon was calculated.
'- -Si r m
For wafers processed using the nMOS process, as described in Appendix B, the
measured sheet resistance of the n" region of silicon was 190 +/- 9 OJsq. This
corresponds to the sheet resistance expected from a 0.7 micron thick sheet of silicon
with a uniform donor doping density of approximately 2.9x1 018 atoms/cm3. Due to the
ion implantation technique used to create the doped silicon, the donor density is known
to be non-uniform across the thickness of the region. However, this value can be used
to estimate the amount of activation achieved with the 850C crystal anneal. The initial
dose given to each wafer during ion implantation was 5x1 015 atoms/cm-2. This
corresponds to a volume dopant density of 7.1 x1019 atoms/cm-3. Thus, of the original
dopants introduced into the crystal lattice, a maximum of 3.9% were electrically
activated and contributed towards reducing the sheet resistance.
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As a comparison, the four point probe technique (as described in Chapter 2,
section 4) was used to determine the sheet resistance of a control wafer which had
received the same dose of phosphorus and identical subsequent thermal treatment as
the device wafers. Using equation 11, as shown below, the sheet resistance of the n-
type silicon was measured to be 146 +/- 7 O/sq. This is in good agreement with the
figure derived from the Van Der Pauw resistors. For the measurements made with the
collinear probe array, the measured value corresponds to a sheet of silicon with a
uniform donor doping denisty of approximately 2.5x1 018 atoms/cm3. Again, while it is
known that the donor profile in not uniform, the simplification is made for the purposes
of determining the approximate activation percentage. Using the four-point probe
technique, the maximum percentage of activation is 3.5%.
p,h =2rf(w,S) O-^l [11]
The correction factor f(w,S), was determined using a FORTRAN program written by
McCrackin, obtained from the National Bureau of Standards.
In both cases, the amount of electrical activation calculated of implanted
dopants is very low. Although phosphorus (the implanted species) is able to create
rectifying junctions with only minimal activation, it is expected that the effects of a large
amount of crystal damage and minimal donor concentration would be leaky junctions,
poor ideality, high series resistance and very short minority carrier lifetimes. This is not
a desireable situation for device manufacture, however, in order to minimize junction
depth, the choice was made to sacrifice junction quality.
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4.6 Specific Contact Resistivity
Cross Bridge Kelvin Resistors, as detailed in Section 2-3, were fabricated using
the nMOS process described in Appendix B. A thin film of Ti:W annealed at 800 in an
ammonia atmosphere was interposed as a barrier between the n+ diffused region and
the top aluminum conductor as shown in Figure 4-16 below. Devices with no barrier
layerwere also fabricated.
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Figure 4-1 6
Cross-section of CBKR with nitrided Ti.W barrier.
The transfer length (/,) and specific contact resistivity (pc) were determined for CBKR
structures which had received no sinter after the deposition of the top aluminum layer
and structures which had been sintered at
450 and 500 centigrade in a forming gas
(10% H2, 90% N2) environment. As a design rule of 5pm was used for the fabricated
devices, the contact resistance <RC) and contact ideality (# for a 5pm by 5pm contact
was calculated using equations 8g and 9, respectively. The findings are summarized
below in Table 4-12 and Figure 4-17.
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Sinter lt (u.m) A, (Kfi-um2) Rr (}) <f
300 K 5.1 +/- 0.7 4.88 +/- 0.91 7.8 1.02
723 K 4.7 +/-1.4 4.14+/- 1.46 6.6 0.94
773 K 3.2 +/-1.42 1.93+/- 0.95 3.1 0.64
Table 4-1 2
Parameters determined from analysis of 5x5 urn structures with nitrided Ti:W barrier.
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Figure 4-17
Parameters determined from analysis CBKR structures with nitrided Ti:W barrier.
There is a large reduction in specific contact resistivity when the sintering
temperature is raised to 773K (500C). This is consistant with general observations
regarding contact sintering. Due to the large amounts of residual hydrogen left in the
film from the nitridation reaction, it is not unreasonable to assume that some negative
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ions left in the barrier or at the surface of the silicon have been passivated. Further, at
the elevated sintering temperature, the aluminum top metal may be supplied with
sufficient energy to consume any native oxides present at the surface of the barrier,
resulting in a better electrical connection.
As the sintering temperature was increased, the transfer length was seen to
decrease. Similarly, the contact resistance was also observed to decrease. This is
expected, as the values reported in Table 4-12 are derived from CBKR with 5x5 urn
contact windows. An overall decrease in the sheet resistance of either the implanted
area or the barrier material would result in less current crowding and the transfer length
would decrease accordingly. Since the sintering temperature was well below the
recrystallization temperature of silicon, the decrease in sheet resistance of the barrier is
more likely. Whether the reduction is due to a more intimate electrical connection
between the barrer and the substrate or the barrier and the aluminum is unclear.
The contact ideality, , is also seen to decrease with increasing sintering
temperature. This figure is only meaningful when related to the standard 5 pm contact
used. The sub-unity values obtained for the sintered films indicate that a contact
smaller than 5x5 pm could be utilized without a significant increase in overall contact
resistance. For films sintered at 773K (500C), the ideal contact size would be 4.0 pm.
For the case of the unsintered contact, a slightly larger contact opening, 5.05 pm,
would be beneficial. These values, while acceptable for the dimensions of this test
chip, are not appropriate for VLSI application. This may not necessarily be due to the
barrier material, but rather to the high sheet resistivity of the implanted silicon. Poor
activation, resulting in high sheet resistance, is obviously a poor processing choice
where high-performance devices are desired.
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Although structures with no barrier were fabricated and tested, no meaningful
data was collected. All current and voltage measurements for CBKRs with aluminum
directly contacting n+ silicon were indeterminate. This is not attributed to aluminum
spiking or to metallurgical phenomenon. It is believed that this problem is directly
attributable to either misprocessing, poor design or both. This question will be taken up
in greater detail later in this work.
Summary
- The specific contact resistivity of CBKRs fabricated with a nitrided Ti:W
barrier is observed to decrease with increasing sintering temperature as
does the specific contact resistance of 5pm square contacts.
The transfer length is seen to decrease with increasing sintering
temperature indicating a reduction in the sheet resisitivity of the barrier/top
metal combination. Based upon calculations of contact ideality, the nMOS
process used in not suitable for VLSI application.
No devices based upon aluminum-over-silicon metallization were testable.
This is most likely due to misprocessing or poor design.
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4.7 Electrical Characterization of Diodes
Using a Ti:W film nitrided in an ammonia atmosphere at 800C as a barrier
between aluminum and silicon, (deposition thickness of Ti:W was approximately 300
Angstroms) n+p diodes were fabricated using the nMOS process described in Appendix
B. The cathode region was formed by an 85KeV phosphorus implant and subsequent
low temperature crystalline anneal resulting in a 0.7 pm junction depth. After final
aluminum metallization, these diodes were subjected to a sinter in forming gas for thirty
minutes at temperatures of 450, 500 and 550 C. The characteristics of these diodes
were then measured. Diodes which received no final sinter were tested as well. These
diodes were compared to diodes fabricated with no barrier layer (aluminum contact to
silicon).
Series Resistance
The series resistance for diodes fabricated with a nitrided Ti:W barrier and
diodes fabricated with aluminum only was determined as described in Section 2-2.
Measurements of current and voltage were made under both forward and reverse bias
conditions. Figure 4-18, shown below, is a typical example of forward bias current
response. There is no immediately visible region of low-level injection, nor is there an
obvious transition to high-level injection at the expected applied forward voltage
(approximately 0.6 V). This is most likely due to an overwhelming series resistance
masking all other resistive components.
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There is no direct method of calculating diode characteristics for leaky, high resistance
diodes. The principles detailed earlier in Chapter 2 were applied as possible.
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Figure 4-18
Log(/) versus V for a diode with nitrided Ti:W barrier layer.
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By plotting the voltage deviation from the ideal value (IRS)
under high level injection
versus the current, the series resistance was obtained from the
slope. This approach
was justified previously with the derivation of equation 2c
shown below.
I^L =irs
dl
nkT [11]
Since there was no obvious transition to
high-level injection, a curve with a slope of 2
(as would be expected under high-level injection)
was fit onto the experimetnal l-V
curve. All deviation was measured from this
idealized curve. Further, by finding the
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inverse of the instantaneous slope at each current value, a plot of IdV/dl versus /was
made, and the slope of the best line determined. This also supplied a value for the
series resistance of the diode, Rs. Table 4-13 shows the results of the two methods of
determining series resistance, calculated for comb shaped diodes fabricated with and
without a nitrided Ti:W barrier as a function of sintering conditions. I-V curves, and
thereforeseries resistance values, were unobtainable for several types of diodes. This
is believed to be the direct result of misprocessing or design flaws.
Sinter Temperature Ti:W Barrier
?
Rs(Q)
IdV/dl
Rsp)
IRs
none yes . 1.8x104
no . .
450 yes 3.03x1 04 9.92x1 04
no 7.01x103 8.46x1 03
500 yes 2.58x1 06 2.47x105
no _ _
550 yes _ .
no - -
Table 4-1 3
Series resistance of various fabricated diodes.
'-' indicates voltage rectification not observed
There is a weak agreement between the series resistance values as determined by
each method. The closest values differ by roughly twenty percent and overall, the
values are within an order of magnitude. However, all values, independant of the
method of determination, are extremly high. Further, the series resistance increases
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with increasing sintering temperature. This is in opposition to the trend of the contact
resistance (as discussed in the previous section) which was observed to decrease with
increasing sintering temperature. To verify the analysis method, a store-bought diode
(SN-4732) was tested in the same manner as the experimental diodes. The series
resistance was found to be 200a Based upon this reasonable result, the method, as
well as test equipment, was eliminated as a possible source for error.
Given the model of resistances within a semiconductor diode (as detailed in
Section 2-3) the observation of increasing series resistance and decreasing contact
resistance would indicate an increase in the bulk resistance of the silicon with
increasing temperature. However, such an increase is unlikely in the temperature
range of the sintering. Comparing unsintered and sintered diodes with the
experimental barrier, there is a greater than one hundred-fold increase in the series
resistance after sintering. This may be explained by some chemical interaction
occuring between the aluminum top metal and the barrier, resulting in an insulating
layer of some type bewteen the top metal and the barrier, but the breakdown of such a
thin layer would be expected at high currents. This was not observed for any of the
diodes tested. However, this does not adequately explain the high series resistance of
the diodes prior to sintering.
The extreme series resistance of the experimental diodes may simply be due to
misprocessing. If a layer of photoresist, or other contaminant was left underneath the
Ti:W film, some intermediate insulating compound could have formed and be
responsible for the high resistance. Incomplete etching during the Ti:W etch may have
left aluminum on the Ti:W prior to the nitridation. The effect of such metallic
contamination could well be detrimental.
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Poor design, of both process and test chip may also be responsible for the high
resistance. The consequence of partial activation and partial implant damage
annealing may be an increase in resistivity. There may also be a significant difference
in work functions between the partically activated substrate and the experimental
barrier. If a Schottky dioded were formed at both the anode and cathode contacts,
there would always be a reverse bias condition of a parasitic diode greatly increasing
the series resistance.
Ideality
From the l-V curves described above, the ideality factor was determined for the
region where bias has forced the diode into high level injection. Ideally, n=2 in this
region. The ideality for the experimental diodes ranged from 2.25 to 2.67. As stated
earlier, this was anticipated due to the low amount of electrical activiation.
Reverse Bias Characteristics
For square and comb diodes fabricated (as described in Section 3-4) with and
without a nitrided Ti:W barrier, the reverse breakdown voltage (VB) was measured.
Further, the reverse leakage current (7r/) was measured at both the breakdown voltage
and at a bias of -5 volts. From the -5 volts data, the minority carrier lifetime (x) was
estimated. The results are presented in Table 4-14 below. The minority carrier lifetime
was calculated using equation 5, recalled below.
_A<F*ixd [5]T
nrl
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Sinter Diode Type Ti:W Barrier VB (Volts) IrlatVBniA) X (pS)
none Comb yes 10.8+/- 0.5 80+/- 15 0.34
Comb no 10.4+/- 0.5 70 +/- 14 0.41
Square yes 11.0+/- 0.6 90 +/- 20 0.38
Square no 10.9 +/- 0.9 78 +/- 10 0.42
450 C Comb yes 8.8 +/- 0.5 140+/- 13 0.16
Comb no 9.7 +/- 0.2 105+/- 15 0.28
Square yes 7.7 +/- 0.4 103+/- 22 0.20
Square no 8.3 +/- 0.8 87 +/- 29 0.24
500 C Comb yes 6.0 +/- 0.3 100+/- 8 0.11
Comb no . . _
Square yes 5.2 +/- 0.3 99+/- 10 0.08
Square no _ _ _
Table 4-1 4
Reverse bias characteristics of experimental diodes.
- indicates lack of rectification of voltage.
Effect of Sintering Temperature upon Diode Function
Diodes fabricated with a nitrided Ti:W barrier between aluminum and silicon
were functional for sintering temperatures of
500 C and below. Failure, as defined by
a lack of voltage rectification or a reverse breakdown voltage of less than -5 volts, was
observed for all diodes sintered at
550C Failure was detected for diodes fabricated
with aluminum contacts directly on silicon after a
500 C sinter. Functional diodes were
observed for sinters of 450 C and less.
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The breakdown voltage was observed to decrease quickly with
increasing sintering temperature, while the reverse leakage current increased only
slightly. For diodes fabricated with and without the experimental barrier, there was no
siginifant difference of the reverse bias leakage between comb and square shaped
diodes. Since both shapes of diode possesed the same cathode area but differed in
perimeter, it is concluded that the leakage occured primarily at the junction. This is in
keeping with what is expected from a low amount of electrical activation. It also
suggests that any contamination beneath the barrier conveys no current. The
extremely low minority carrier lifetimes are also a consequence of the partial activation.
The great amount of crystal damage from the ion implant acts as recombination-
generation sites, results in leaky junctions and minimal lifetimes.
Summary
- n+p Diodes utilizing a nitrided Ti:W film as a diffusion barrier were fabricated
over a 0.7 pm junction. For forward bias conditions resulting in high level
injection, an ideality of 2.25 to 2.67 was measured.
Exact parameters could not be extracted due to excessive series and shunt
resistance.
- The series resistance for all diodes was extrememly high. This may be due
to misprocessing or the formation of Shottky diodes at both the anode and
cathode of the experiental diodes.
- The series resistance of diodes with a nitrided Ti:W barrier was observed to
increase with increasing sintering temperature.
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For both diodes fabricated with a barrier and without, the reverse bias
breakdown voltage was observed to decrease with increasing sintering
temperature.
Reverse bias current leakage of all fabricated diodes was measured in the
100 uA range. No significant difference in leakage current was observed
between comb and square diodes. This is a direct result of poor electrical
activation of implantanted dopants.
For a 5V applied reverse bias, the minority carrier lifetime was estimated to
be in the tenths of a picosecond range for all diodes. This is due to un-
annealed crystal damage acting as recombination/generation sites.
The maximum sustainable sintering temperature for diodes fabricated with
nitrided Ti:W barriers was 450. For diodes without the barrier, failure
occured at 450. All diodes failed after a 550 sinter.
119
Chapter 5: Review And Summary
5.1 Experimental Metallization Quality
This thesis constitutes the initial effort to develop an alternative to aluminum-
silicon metallization at the Rochester Institute of Technology. Based upon the
refractory metals titanium and tungsten, several supporting technologies were first
established and characterized enabling the formation of the experimental barrier. It
remains now to relate the various intermediate results obtained from the
experimentation, and assess the overall effectiveness of the new metallization
A barrier between aluminum and silicon has been demonstrated. Devices
fabricated with the experimental barrier were able to withstand sintering conditions that
caused the failure of devices which possessed no such barrier. While the functionality
of the barrier is shown, the question of quality must now be taken up. Section 1.7
outlined several attributes that a metallization considered good would possess. How
well the experimental metallization meets those criteria is the subject of the following
section.
Low Resistivity
One of the driving forces behind the development of a new metallization is the
need for low resistivity. This arises from the geometric contribution of the contact to
overall device resistance. The experimental metallization, under the most favorable
conditions tested, displayed a specific contact resistivity of
1.93x103 Kn-pm2. This is
roughly 10 times the resistivity of commercially used metallization schemes. Due to the
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large contact sizes of the devices fabricated for this work, the overall contribution to
series resistance of diodes was a few ohms. This amount is negligible when compared
to the several thousands of ohms of series resistance of the devices themselves. The
ideal contact sizes for the experimental metallization were all greater than 4 pm, making
this particular metallization/process unsuitable for VLSI application. Since the sheet
resistance of the substrate silicon was so high, a different fabrication process would
have to be coupled with the LPTNA treatment to more clearly understand the
usefulness of the materials studied.
Barrier Effectiveness
The primary intention of this work was to form a barrier to aluminum migration,
not to interpose a sacrificial material between aluminum and silicon. By sintering
diodes for 30 minutes in conventional furnace at 500C flowing forming gas (10% H2,
90% N2), the effectiveness of the barrier is demonstrated. Diodes with the barrierwere
able to rectify current while diodes which had no barrier did not withstand the same
thermal treatment. The mode of failure of diodes with the experimental barrier
subjected to higher sintering temperatures is unknown. A separate study has been
undertaken to determine the elemental redistribution after sintering to more clearly
understand the type of limitations of the experimental barrier. However, regardless of
the mode of failure, the experimental metallization is able to withstand the subsequent
manufacturing that is expected after contact formation. In this sense, the experimental
barrier is effective.
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Minimal Junction Penetration
The thickness of the experimental barrier precludes the consumption of large
amount of silicon. The initial metal film is only 300 Angstroms thick, of which, only a
portion is converted to silicide, consuming silicon. Yet if the entire metallic film were
converted to silicide, less than 800 Angstroms of silicon would be consumed. For the
devices manufactured in this study, that represents approximately a 10% loss in
substrate silicon. Realistically, the amount is far less. RBS analysis indicates that only
a fraction of the entire metallic film is converted to silicides. An extremely thin
metallization is particularly beneficial in application to future ULSI devices. When sub-
tenth micron junctions are designed for commercial use, silicon consumption will be a
particularly serious concern.
Ease of Formation
The simultaneous formation of both refractory silicides and nitrides makes the
experimental metallization attractive. Since the metallization is based upon self-
aligning silicides, no particular preparation is needed prior to the LPTNA process. This
makes the processing particularly simple and inexpensive.
Etchability
Patterning of Ti:W films by both wet and dry etching techniques is an
established technology. While the wet chemical patterning process adopted for use in
this work is not commercially attractive, it is effective nonetheless. It would be a simple
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matter to include a reactive ion etch in the processing, provided such equipment is
readily available. The use of an aluminum masking layer would not be necessary,
further simplifying processing.
Stability Throughout Subsequent Processing
The silicides and nitrides of the refractory metals are particularly stable. It was
for this, and their electrical characteristics that such materials were included in the
experimental metallization. The ability of the barrier to withstand the aluminum
deposition and sintering operations demonstrates the stability of the metallization.
Mechanical Stability and Surface Smoothness
For all films subjected to the LPTNA process, no cracking, buckling or tearing
was observed. SEM observations of the nitrided Ti:W films showed no evidence of
extreme residual stress or lattice mismatches. No lifting was observed at any time.
During subsequent processing, the integrity of the films was maintained. The quality of
the lattice match of silicide to silicon is believed to be responsible.
Noncontaminatory
Materials such as titanium and tungsten are extremely reactive. They tend to
getter contaminants from processing equipment rendering a cleaner and less
contaminated environment. This is not necessarily true for wet chemical solutions.
Titanium, a deep level impurity, after entering into solution, can plate out onto products
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process later and cause device degradation, but this is a very controllable type of
contamination and should pose no great concern. The experimental metallization is not
considered contaminatory in any sense.
Electrochemical Neutrality
It is difficult to ascertain the extent of electrochemical activity, if any, of the
experimental metallization. In the absence of an obvious electrolyte, any degradation
due to differing electron affinities amongst the materials which comprise the structure is
not observed. Historically, electrochemical corrosion has not been a major issue in
device failure. Long term studies of fabricated devices would be necessary to isolate
problems associated with the formation of galvanic cells by the metallization layers, it is
usually sufficient to merely avoid obvious combinations of materials.
Resistance to Electromigration
For a vertical contact structure, electromigration is not a particularly common
problem. For long metal runners, the presence of a silicide underneath the top metal
provides an alternative current path. If the electromigration of metallic ions causes an
open circuit in the metal conductor, the lifetime of the device may potentially be
increased by the presence of the silicide. Silicides and polycides are known to be very
resistance to the effects of electromigration. This metallization, making use of silicides,
would be a favorable choice for inclusion in a polycide process. It would have the
further advantage of containing a diffusion barrier should contact to substrate be
required along the length of the runner.
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Conformallitv of Coverage
With most RF sputtering techniques, conformallity of coverage is a difficult issue to
resolve, particulariy when high aspect ratio contact windows are opened. The films
sputtered in this work are subject to the same constraints, however, due to the large
contact opening of the fabricated devices, the issue never arose. Collimated
sputtering, combined with RF sputtering, is seen as a means to overcome conformallity
problems. Using the same sputtering procedures, as used in this work, for sub-micron
contact openings, this metallization would most likely not be suitable.
Coefficient of Thermal Expansion
No tests were performed to specifically obtain values for the overall coefficient
of thermal expansion of the experimental metallization. No warpage of the wafers was
observed, nor was cracking or hillock formation a problem. For the thickness of the
films deposited, no problem due to mismatched expansion between substrate and
silicon are expected.
Conclusion
Overall, the experimental metallization meets the criteria for VLSI application.
While resistivity is an issue and portends to preclude the use of this metallization in
VLSI or ULSI processes, further testing and refinement of the LPTNA process may
offer a solution. In summary, while not directly applicable, the metallization developed
in this work shows potential for future use. The simultaneous formation of silicides and
nitrides has many advantages and should be optimized and improved.
125
5.2 Improving the LPTNA Process
That a barrier was formed by the Low Pressure Thermal Nitridation in Ammonia
(LPTNA) process has been clearly shown. RBS analysis indicates that the barrier
consists of two sub-layers: a silicide (presumed to be of both tungsten and titanium)
making contact to the substrate and an oxynitride surface layer. Despite the favorable
material interactions, the formation process for this barrier has not been optimized.
There are several areas for further improvement. These are discussed below.
Oxygen Contamination
The large amount of oxygen permeating the film is considered to be deleterious
to overall barrier performance. Some advantage is gained by having some inert
species packing the grain boundaries of the Ti:W film, but a species other than oxygen
is preferable - nitrogen being the obvious choice. Evidence of the negative impact of
oxygen and oxides within the barrier is largely circumstantial. No specific oxygen
bearing compound has been isolated as the cause of the extremely high series
resistance of the experimental diodes, but the presence of metallic oxides has been
clearly established. Their electrical role, if any, is not as well understood. It is known
that both metals, titanium and tungsten, form oxides rapidly, and it is believed that the
nitridation reaction is hindered by the presence of these compounds. The sources of
oxygen must therefore be identified and controlled in order to limit the amount of
contamination, thereby increasing the effectiveness of the barrier.
In all cases, nearly as much oxygen has been incorporated into the LPTNA films
as was nitrogen. The most likely source for this oxygen contamination is the vacuum
furnace used to form the nitrides. The LPTNA process developed requires the films to
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remain in the furnace for several hours at elevated temperatures. A small atmospheric
leak would easily account for the amount of oxygen present in the annealed films. The
chemical assay provided by the gas vendor reports the oxygen content of the ammonia
to be in the part-per-million (ppm) range. It is therefore unlikely that the ammonia bottle
contained sufficient oxygen contamination to be considered as a real source.
It is possible that the films contained the oxygen prior to their introduction into the
vacuum furnace for the LPTNA process. RBS studies of the as-deposited films shows
no gross contamination of the films by oxygen (or any other gaseous species), but a
small amount of native oxide would surely form during processing of the devices. XPS
analysis has shown this assumption to be true by identifying several stoichiometric and
non-stoichiometric metallic oxides at the surface of the film. This amount of oxygen,
however, is insignificant when averaged throughout the film. The effect of the native
oxide may be to hinder the initial nitridation of the metal, so in this sense its presence is
not desirable. A better barrier may be formed if the native oxides could be removed
prior to the flow of ammonia in the vacuum furnace. This could be accomplished by an
RF coil situated in the tube that was able to sputter off any accumulated surface
impurities. Were such a process adopted, it would be useful to deposit a thicker layer
of Ti:W to have a sacrificial layer to insure a clean metallic surface for nitridation. This
approach was not possible at the RIT facilities and so was not explored.
The LPTNA involves leaving the reacted films in an ammonia environment while
the furnace cools to room temperature. This is done primarily to prevent the re-
oxidation of the hot films upon removal from the furnace. As a secondary benefit, the
ammonia is allowed to flow during the cooling to keep the reactant and products
balanced. By removing the high concentration of ammonia from the cooling films, the
reaction may be driven in reverse, allowing for the re-silicidation of the nitrides. This
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process takes several hours and exposes the films to contaminates as discussed
above throughout the cooling period. A second chamber, removed from the heat of the
furnace coils, flowing cold ammonia initially might speed the cooling process
considerable, and reduce the time of exposure to oxygen greatly.
Reaction Temperature
RBS and XPS analysis both confirmed that an increasing amount of nitrogen
was incorporated into the films with increasing reaction temperature. A full range of
reaction temperatures was not attempted to determine if, at some temperature, the
amount of nitrogen inclusion began to drop off. This work, being of an exploratory
nature, demonstrated only the capability to form nitrides and silicides simultaneously.
The optimization of the process remains unperformed. As the nitridation reaction
competes for unreacted metal with the silicidation reaction and both reactions are
temperature dependent, it is hypothesized that by controlling the reaction temperature
(assuming constant reaction time) the relative amounts of silicide and nitride can be
controlled. By measuring the characteristics of semiconductor devices fabricated with a
range of barriers, the optimum ratio of nitride to silicide could be empirically determined.
By increasing the reaction temperature, it may be possible shorten the time of
reaction considerably. The possible benefits would include increased throughput, a
decrease in the consumption of gasses and decreased exposure to potential
contamination by vacuum leaks or gaseous impurities. It has been shown that
temperatures as low as 850C are insufficient to repair the damage caused by ion
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implantation and electrically active dopants, but perhaps higher LPTNA temperatures
are possible. The benefit of combining several thermal process (nitridation, silicidation,
crystal anneal and activation) is desirable.
Etch Technioue
The technique by which the Ti:W films are patterned is not a directly part of the
LPTNA process, but to the extent that the final barrier can be no better that the starting
film introduced into the process, discussion of the Ti:W etch is appropriate at this point.
The existence of a native metallic oxide has been confirmed on blanket films of Ti:W.
However, due to a limited amount of analysis, no testing was performed upon films
which had put through the entire wet etching process. It is suspected that an
incomplete Ti:W etch is at least partially responsible for the high series resistance of
the fabricated devices. If not an organic material, the strong possibility exists that
aluminum was left on the surface of the Ti:W films prior to the LPTNA process. The
complexity of using a capping aluminum layer as a mask could be eliminated by
changing to a dry etch method. Reactive ion etching is well suited for such a task. This
would also help to eliminate potential chemical carryover of metallic ions in the wet
chemical baths.
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5.3 Semiconductor Device Fabrication
Several semiconductor devices were fabricated using the nMOS process
described in Appendix B and the mask set described in Appendix A. While most
devices were functional, several types of devices yielded erratic or useless data.
Virtually all of the devices fabricated with aluminum to silicon contact could not be used
or measured. With the exception of the aluminum-silicon diodes (without barrier), no
data was obtained. No direct and simple explanation has been found which explains
why diodes could be manufactured, but CBKR could not be made to function. There
are several possibilities which may have acted singly, or in concert to create this
situation.
Silicon Nitride Formation
During the LPTNA process, areas of exposed silicon reacted with the nitrogen in
the ammonia ambient to form thin layers of silicon nitride. This thin layer prevented all
current flow in devices with no barrier. Devices with the Ti:W film did not form such an
insulating layer and so were able to pass currents. Due to incomplete dopant
activation, devices with the experimental barrier were left with very high series
resistance.
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Incomplete Ti:W Etch
Incomplete etching of the Ti:W films left a residual aluminum layer on the Ti:W
film. This layer, reacting with silicon and nitrogen during the LPTNA process, formed
an insulating layer preventing current from passing through the device. This same
aluminum layer reacted with titanium, tungsten and nitrogen to form some intermediate
insulative compound, raising the series resistance.
Device Design Flaw
A design flaw related to the CBKR array resulted in incomplete formation of
devices without the Ti:W barrier. No error has been detected, but that it does not exist
has not been proven.
Shottky Barrier Formation
It has been assumed that the silicide formed during the LPTNA process makes
an ohmic contact to lightly p-doped silicon. If this is not true, the formation of a
parasitic diode at both the anode contact is possible. Due to the barrier, this parasitic
diode will always oppose the bias of the main implanted diode, increasing the series
resistance dramatically.
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5.4 Fabrication Process Alterations
Although half of the devices fabricated were non-functional, a great deal of data
was obtainable and provided useful information. It is immediately obvious, judging from
the poor device quality, that a different manufacturing process should be created to
better test the effect of the LPTNA process and the effectiveness of the barrier so
formed.
The limiting factor of the crystal damage anneal was the desire to create
relatively shallow junctions. As a consequence, a high-dose, low energy implant was
performed, followed by an 850C anneal. It was believed that even a few percent of
activation of such a large dose would provide sufficient donors for reasonable devices.
This decision, in retrospect, was not wise. A more robust implant and anneal should
have been utilized to insure the proper function of fabricated devices. As an alternative
method, solid-source diffusion could be used to form shallow junctions. A subsequent
oxidation step would then be used to form the insulating oxide required by the CBKR
structures.
Shallow junctions were necessary to insure that aluminum spiking would be
readily apparent in the test devices. This is a consequence of the mode of thermally
stressing the diodes. By changing the technique for causing devices to fail, the
dependence upon shallow junctions could be avoided. By cycling diodes though a
specific sinter several times, as opposed to one prolonged exposure, spiking over deep
junctions may become observable. This would permit better quality devices to be
manufactured and the effects due to the LPTNA process more easily distinguished
from device shortcomings.
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The possibility exists that the metallization forms a Shottky diode to lightly
doped p-silicon. To avoid this, a p* contact implant should be added to the nMOS
process described in Appendix B. No change in the masks would be necessary, as
processing would be the same as for the pMOS process. The requirements for this
change would be a change of implantation species and of substrate type. This
flexibility was intentionally designed into the mask set to offer a greater scope of
experiments.
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5.5 Suggestion for Future Study
Prior to further study of marginally related issues, it would be useful to perform a
series of diagnostic tests to determine the cause(s) of the catastophic failure of the
devices with no barrier. By stripping back the succesive layers, taking cross-sectional
micrographs and utilizing materials tests such as RBS and XPS, a clearer picture of the
processing failures could be created. By studying the elemental distribution of failed
devices, the mode of the barrier failure1 could be ascertained. This would provide useful
information for the optimization of the LPTNA process.
As only half of the designed experiments have been performed, it would be
logical to continue with the current process, and perform the same experiments using
the pMOS process. For a metallization to be used in a CMOS design, the specific
contact resistance, as well as any device peculiarities should be studied in conjunction
with both types of substrate. How the materials interact with lightly and heavily doped
n- and p-doped silicon is vital to understanding the limitations of the metallization.
The mask set used for this work was designed to be extremely flexible. As this
work was the first in the field of multi-layer metalliation at RIT, it was felt that there was
a responsibility to leave behind useful test vehicles for future development. Many other
process variations can be performed using the masks and processes. An obvious
change would be to alter the composition of the metallic film. Silicides and nitrides of
metals such as pure titanium, cobolt or nickel could be easily investigated. By re
ordering the masks, experiments concerned with Implantation Through Metal (ITM)
could be performed. By using the metallic film as a mask for a blanket layer of
polysilicon underneath, the effect of silicon rich silicides or polycides upon devices
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could be examined. Aging and thermal stress experiments cuold be performed to
understand the limitations of the formed barriers. There is a wealth of future study
related to this work for all levels of study. The device measurement and analysis of the
existing process alone could be the basis of a freshman or sophomore laboratory
excercise. This work should be viewed only as a building block for future work.
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Appendix A: Design of Devices, Mask Set and Simulations
General Remarks
The design of the test chip created for this work was realized upon an Apollo Workstation
using an unreleased version of Mentor-Graphics. With minor exceptions, as noted in the
following sections, a minimum feature size of 5 microns was maintained. Modifications to an
existing CMOS process were made to simplify fabrication and allow for the novel materials of
this work to be included in the design. Masks were designed for use with the GCA 6800 Series
stepper and so a single GCA mark was located in the lower left comer of each die. All levels
were aligned to the first level - an initial field oxide.
0 k s. r*
54"
,! ?i Hi is is * \\ *\ <5 5 njS ^I'ImsI'Ii" * Tpnnn'i \
ftW^wi^ tiskbt&&& txxj&tt&xbaa btotibbt
n * jilftli}lft,ijlij * n jhs is ;n=
J*M,W,
tobbbh
M .( .' .1 JJ
^
*^o^
*
si| Ml ai| H|
.... i j.-. -*i
n J) .1) .'
.h
'
,'j * ; :. .ii . i i .!
mtxjtotonbba
I i M i
BcaaGcaa
i
ii
is
nil
Figure A-1
The complete test-die
143
Micron verniers for each mask layerwere located on both the vertical and horizontal axes of
each die to measure overlay accuracy of each masking level. Numbers located next to each
vernier indicate the associated masking level. The test chip is shown below in Figure A-1 . The
devices on the test-die are grouped into three sets. In the lower-left of the die, three banks of six
diodes are visible. Each bank is composed of three square and three comb diodes. The lower-
right side of the die contains eight sets of Van Der Pauw resistors. The top two-thirds of the die
is dedicated to four arrays of Cross Bridge Kelvin Resistors. All devices on the test-die are
contained within a rectangular arrangement of 100 pm square contact pads. The pads are
spaced 20 pm apart horizontally and 800 pm apart vertically. These distances are standardized
to a commercially available 12-probe probe card. Large squares in the upper-left and lower-right
of the die delineate the perimeter of the test-die. This was done to facilitate the transfer of the
design from the workstation to the transcription software.
The mask set was designed to be used for both nMOS and pMOS processes. In this
manner, both n-doped and p-doped starting wafers could be processed simultaneously, with only
minor variations in process flow for the two technologies. This was done to avoid the
complications incurred by the creation of a well. Further, the flexibility of choosing an nMOS
experiment, a pMOS experiment or both was felt to be valuable. The nomenclature adopted by
the author renames the active implant species as the PRIMARY species, and the n* substrate
contact implant (as necessitated by pMOS processing) is termed the SECONDARY. Devices
which are concerned with primary implant species attributes are designate by a capitol V.
Devices which are concerned with secondary implant species are marked by a capitol 'S'. Thus,
in an nMOS process, the primary implant is an n-type dopant, such as phosphorus. Since there
is no need for a substrate contact implant, there is no secondary implant. Devices which test for
the contact resistance of the experimental metallization to the secondary implant will measure
the contact resistance of the metallization to substrate silicon. For a pMOS process, the primary
implant species is boron and the secondary species is an n-type dopant such as phosphorus or
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arsenic. Devices which posses the experimental barrier layer are said to be WITH barrier and
are marked by the lower-case letterW. Those devices which allow aluminum to directly contact
substrate silicon in the active region are considered to be without and are marked by the lower
case letters Wo' on the test-die.
Diodes
The ultimate function of the test chip is to aid in the analysis of the diodes fabricated with
a barrier layer. Experiments concerned with both the electrical characterization and the quality
of manufacture of diodes have been designed making specific use of the test structures located
within the test-die.
Diodes of both a square and comb configuration are present in order to determine
whether reverse-bias leakage occurs primarily at the junction or underneath the field oxide
(surface leakage). Diodes with and without the experimental barrier material are also present to
determine the temperature dependence (if any) of voltage rectification. A third type of diode has
the barrier present upon the central active area and not on the perimeter contacts. This is to
help isolate the effect of the barrier upon the series resistance of the diode. A typical bank of six
diodes is shown below in figure A-2.
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Figure A-2
Detail of test-die showing diodes
The upper row of diodes has a square active region in the center of the device, while the active
region of the comb diodes is the central 'M' shape. For both diodes, the area of the active region
is 2,025 pm2, while the perimeters differ by a factor of four.
The left-most diodes (one square and one comb style ) have the experimental barrier
layer present at both the active region and the surrounding substrate contact. The third and
fourth diodes (counting from the left) have the barrier present over only the central active region.
The right-most diodes, which have no barrier between the
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aluminum top metal and silicon, are the control diodes. Three banks of diodes are present within
the test-die to measure a nominal statistical fluctuation of measured diode parameters per die.
Diodes have been modeled as a series of resistances (as discussed previously in
Chapter 2) as so the remaining devices on the test chip are used to determine the various
component resistances. The Van Der Pauw structures are used to determine the sheet
resistance of the experimental metallization over various substrates. This information is used in
conjunction with the Cross Bridge Kelvin Resistor arrays to extract the specific contact resistance
of both the experimental and aluminum metallization. With this information, along with the
series resistances of the various diodes, it is theoretically possible to completely describe the
internal resistance of the diodes, and isolate the contributions made by the experimental
materials.
Van Der Pauw Resistors
The Van Der Pauws in the lower right of the test-die consist of four groups of six
resistors. Individual Van Der Pauws are marked by a pattern of bars and squares such that a
square equals five bars. In this way, the six separate devices can be identified. These devices
are used to measure the sheet resistance of various layers of metal and silicon. The six
types of
Van Der Pauw measure sheet resistance of the following:
1 . The experimental metallization on primary doped silicon. [P:w]
2. The experimental metallization on secondary doped silicon. [S:w]
3. Aluminum-Silicon 1% on primary doped silicon. [P:w/o]
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4. Aluminum-Silicon 1% on secondary doped silicon. [S:w/o]
5. Nitrided Ti:W over field oxide.
6. Aluminum over field oxide.
Figure A-3 below depicts one bank of Van DerPauws on the test-die.
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Figure A-3
Detail of the test-die showing Van Der Pauws.
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Cross Bridge Kelvin Resistors
Covering approximately two-thirds of the test-die, four arrays of Cross Bridge Kelvin
Resistors (CBKR) are sued to determine the specific contact resistivity (p^ of a particular
metallization on silicon. Using the same nomenclature as described earlier, the four arrays are
marked with the codes Pw, Sw, Pw/o and Sw/o. The devices coded Pw measure pc of the
experimental metallization over primary doped silicon. Those marked Sw measure pc of the
experimental metallization over secondary doped silicon. The marking Pw/o indicates devices
which measure pc of aluminum over primary doped silicon and Sw/o, aluminum over secondary
doped silicon. Again, for an nMOS process, there is no secondary implant species so the
devices marked with an S measure pc's over substrate silicon.
The array is indexed by both line width of the diffused areas (row) and the size of the
contact window (column). The various values taken by each array element are written on the
test die in the top aluminum layer. For these experiments, square contacts were chosen with
side lengths of 1 , 2, 4, 5, 8 and 10 pm and diffusion widths of 1 .25, 2.5, 5 and 10 pm. These
values result in specific /c and 8 values as described previously in section 2.4. This is shown
below in Figure A-4.
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Figure A-4
Detail of test-die showing an array of CBKR.
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Appendix B: Fabrication Process and Device Cross-Sections
The fabrication process used is an adaptation of an RIT nMOS process. Since no MOS
transistors were included in the design, no polysilicon or metal gate processes were necessary
and so, were eliminated. Similarly, no steps involving the deposition of silicon nitride are
included. However, the additional steps of masking TiW with Al-Si and the
nitridation/salicidation of the TiW necessitated the inclusion of custom processes. The final
fabrication process, an nMOS process, as performed for this work, is given below. A suggested
pMOS process follows.
Step Name Activity
0 START Select: eight device quality p-type 100 mm wafers of resistivity 5 to 15 ohm-cm.
Scribe: device wafers D1, D2, D3, D4, D5 and control wafers C1, C2, C3
Four point probe: Measure all wafers and record sheet resistance and
acceptor doping density.
RCA clean: All wafers
Grow field oxide: Load all wafers at a rate of 107min into diffusion furnace at
900 C with 6 slpm (standard liters per minute) flow of N2 . Ramp to 1 100 C
and change to wet 02 at 4.5 slpm of flow. After thirty minutes change to dry 02
at 4.5 slpm of flow. After thirty minutes switch to N2 and turn off heating
elements. When furnace has cooled to 1000 or below, unload wafers at a rate
of 107min. (Target oxide thickness of 4200 angstroms) Record oxide thickness
on wafers C1 , C2 and C3.
1 SC1
2 FP
3 RCA
4 FOX
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111
ASH
LITH1 Photolithography for cathode implant: Prime wafers D1-D5 in HMDS vapor for
90 seconds prior to spin on of Shipley S-1813 photoresist. (Target resist
thickness of one micometer) Resist prebake temperature is 115 for 60
seconds. The hardbake is also 1 15 for 60 seconds. Using stepper job TiW",
expose level 1 using mask "ACTIVE" as first level. Use focus and exposure
dose as per exposure-focus array. The post-exposure bake is at 90 for 60
seconds. Develop using a double puddle (10s/30s) method with Shipley MF-
321 . The post-development bake is 1 15 for 1 20 seconds.
BOE6 Oxide etch: Etch wafers D1-D5, C1 and C3 in buffered oxide etchant (BOE) for
six minutes.
Ion implantation: Implant wafers D1-D5, C1 and C3 with phosphorus ion P 31.
The implant energy is 85 KeV and the dose is 5x1 015 cnrr2.
Ash resist: Remove remaining photoresist from wafers D1-D5 in asher.
LITH2 Photolithography for anode: Same proceedure as for step 5, however
eliminate the HMDS vapor prime. Using stepper job "TiW, expose level 1 with
mask "SUBSTRATE CONTACT" and align to GCA alignment mark.
Oxide etch: Etch wafers D1-D5 and C2 in buffered oxide etchant (BOE) for six
minutes.
Ash resist: Remove remaining photoresist from wafers D1-D5 in asher.
12 ANNL Crystalline damage anneal: Oxidize wafers D1-D5, C1 , C2 and C3 in wet 02
at 850 C for 30 minutes. After removal, measure oxide thickness on C1, C2
and C3.
13 LITH3 Photolithography for contact cuts: Same proceedure as for step 5, however
eliminate the HMDS vapor prime. Using stepper job "TiW", expose level 1 with
mask
"CONTACT"
and align to GCA alignment mark.
14 BOE90 Oxide etch: Etch wafers D1-D5, C1 , C2 and C3 in buffered oxide etchant
(BOE) for 90 seconds.
10 BOE6
11 ASH
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15 ASH Ash resist: Remove remaining photoresist from wafers D1-D5 in asher.
16 TIW Deposit TiW and Al-Si: On to wafers D1-D5, C1 and C2, RF sputter deposit
300 to 400 angstroms of TiW. The RF power is 500W; the argon flow is 1
mTorr; the presputter time is 6 minutes and the deposition time is 5 minutes.
Allow the base pressure to fall below 3x1 0-6 Torr before sputtering. Do not pre
heat the substrates. After deposition of TiW, without breaking vacuum, DC
sputter 2000 to 3000 angstroms of Al-Si 1 % over the TiW film. The DC power is
3000 W; the argon pressure is 5 mTorr; the presputter time is 5 minutes and the
deposition time is 8 minutes.
17 LITH4 Photolithography for TiW barriers: Same proceedure as for step 5, however
eliminate the HMDS vapor prime. Using stepper job "TiW, expose level 1 with
mask "METAL ONE" and align to GCA alignment marks.
18 TWET TiW etch: Place wafers D1-D5 in 45 Al etch for 4 minutes, remove and rinse to
18 MQ in de ionized water. Place wafers D1-D5 into 60 TiW Etch (500 ml
H202: 500 ml H20: 100 ml NaOH) for 90 seconds. Remove and rinse to 18 Mfi
in de ionized water. Place wafers D1-D5, C1 and C2 into 45 Al etch for 4
minutes. Remove and rinse to 18 MQ in de ionized water. Dry all wafers in spin
dryer. Verify removal of all photoresist.
19 LPTNA Low-pressure thermal nitridation in ammonia: Load all wafers at
12"
per
minute into N2 purged vacuum furnace at 850. When furnace tube reaches
base vacuum (approximately 35 mTorr), initiate flow of NH3 at 800 mTorr. After
30 minutes, turn off power to heating elements and
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20 AL1
allowwafers to cool to room temperature in NH3 flow (overnight). To remove
wafers, first turn off NH3 flow, then allow furnace to pump down to base
pressure; then purge with N2.
Al-Si 1% deposition. DC sputter approximately 5000 angstroms of Al-Si 1%
onto wafers D1-D5, C1 and C2. Allow the base pressure to fall below 3x1 0"6
Torr before sputtering. Do not pre-heat the substrates. The DC power is 3000
W; the argon pressure is 5 mTorr; the presputter time is 5 minutes and the
deposition time is 12 minutes. Vent the vacuum chamberwith N2 and remove
wafers D1-D5. Turn wafers C1 and C2 over and repeat the Al-Si 1% deposition
on the back side of these wafers.
21 LITH5 Photolithography for top metal: Same proceedure as for step 5, however
eliminate the HMDS vapor prime. Using stepper job "TiW, expose level 1 with
mask "METAL TWO" and align to GCA alignment mark.
22 ALET Aietch: Place wafers D1-D5 into 45 Al etch for 6 minutes. Remove and rinse
wafer 18 Mfi in de ionized water. Dry wafers in spin dryer.
23 ASH Ash resist: Place wafers D1-D5 into plasma asher to remove remaining
photoresist.
24 SNTR Sinter: Anneal wafers D1-D5, C1 and C2 at 450 in 6 slpm flow of forming gas
for 30 minutes.
25 TEST Test: For wafer C3, perform the following tests: four point probe to determine
the sheet resistance and surface donor concentration, groove and stain to
determine the junction depth. Wafer C1 acts as large (95 mm diameter) back
contact diode and can be used to verify proper
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formation of materials if lithographic problems prevent proper testing of devices.
Wafers C2 can be used to determine if the barrier forms a large (95 mm
diameter) back contact schottky diode.
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The following is a suggested pMOS process. Many of the processing steps listed below are the
same as those listed in the above nMOS process.
Step Name
0 START
1 SC2
2 FP
3 RCA
4 FOX
5 LITH1
6 II2
7 ASH
8 RCA
9 LITH2
10 BOE6
11 111
12 ASH
13 RCA
14 ANNL
15 LITH3
16 BOE90
17 ASH
Activity
Select: nine device quality n-type 100 mm wafers of resistivity 5 to 15 Q-cm.
Scribe: device wafers D1 1 , D12, D13, D1 4 D1 5 and control wafers C11, C12,
C13andC14
Four point probe: all wafers
RCA clean: all wafers
Grow field oxide: as for nMOS process, include wafers D11-D15, C11-C14
Photolithography for anode implant: see nMOS process. Include wafers
D11-D15.
Ion Implantation: Implant wafers D11-D1 5, C11 and C13 with B+ ion. The
implant energy is 30 KeV and the dose is 5x1 015 cm-2.
Ash resist: Wafers D11-D15
RCA clean: wafers D11-D15, C13
Photolithography: as for nMOS process. Include wafers D1 1-D15
Oxide etch: as for nMOS process. Include wafers D11-D15 and C14
Ion Implantation: as for nMOS process. Include wafers D11-D15, C14
Ash Resist: wafers D11-D15
RCA clean: wafers D11-D1 5
Crystalline damage anneal: as for nMOS process. Include wafers C1 1-D15,
C11,C13andC14
Photolithography for contact cuts: as for nMOS process. Include wafers
D11-D15.
Oxide Etch: as for nMOS process. Include all wafers
Ash resist: as for nMOS process. Include wafers D11-D1 5.
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18 TIW Deposit Ti:W and Al-Si: As for nMOS process. Include wafers D11-D15, C11
and C12.
19 LITH4 Photolithography for Ti:W barrier: as for nMOS process. Include wafers
D11-D15.
20 TWET TiW etch: as for nMOS process. Include wafers D11-D1 5
21 LPTNA Low-pressure thermal nitridation in ammonia: as for nMOS process.
Include all wafers.
22 AL1 AI-S1 1% deposition: as for nMOS process. Include wafers D11-D1 5.
23 LITH5 Photolithography for top metal: as for nMOS process. Include wafers D1 1-
D15, C11 andC12.
24 ALET Al etch: as for nMOS process. Include wafers D11-D1 5.
25 ASH Ash resist: as for nMOS process. Inlcude wafers D1 1-D1 5
26 SNTR Sinter: as for nMOS process. Include wafers D11-D1 5, C11 and C1 2.
27 TEST Test: as for nMOS process.
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The following figures show cross-sections of the test structures and devices at various points
throughout the manufacturing process. The drawings are not necessarily to scale.
nMOS Cross-Sections
Photoresist
Field Oxide
Phosphorus Implant /
Region
p-Silicon Substrate
Figure B-1
Phosphorus is implanted during 111 into the windows defined at LITH1 .
Photoresist
FOX
\
Phosphorus
Implant
No Implant
p-Silicon Substrate
Figure B-2
After LITH2, the substrate contacts are defined.
No contact implant is necessary for the nMOS process
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Thin Oxide
\ FOX
n+
\ .?
Figure B-3
The implant damage is annealed during ANNL and the cathode is created.
T^Jfqx
TiW
/ 1
FOX | J
m-yy
n+
\,yj
Figure B-4
The overlying film of aluminum is patterned, used as a mask to pattern the
underlying Ti:W film and then removed during TWET.
Nitride
Figure B-5
The diode is completed afterthe LPTNA is performed, the top metal deposited,
patterened and sintered.
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pMOS Cross-Sections
photoresist
Field Oxide
Boron Implant Region /
n-Silicon Substrate
Figure B-6
Boron is implanted during 112 into the windows defined at LITH1 .
Photoresist
FOX
Wa%& %%. mmmmmmtmk 'y-y ':'
^
Boron I
^tiosphori
nplant
s Implant
n-Silicon Substrate
Figure B-7
The substrate contacts, defined in LITH2, are given a phosphorus implant in I
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Thin Oxide
\
E?
FOX
m es.
n+ P+
n+
Figure B-8
After the crystal damage is annealed during ANNL, both the cathode and anode are created.
Figure B-9
The overlying film of aluminum is patterned, used as a mask to pattern the
underlying Ti:W film and then removed during TWET.
FOX
n+
'"
P+
Nitride
Figure B-10
The diode is completed afterthe LPTNA is performed, the top metal deposited,
patterened and sintered.
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The Cross Bridge Kelvin Resistor
Photoresist
Field
Oxide
Active Area
Implant
s
Figure B-1 1
Active areas are defined during the primary and secondary implants. For the nMOS process,
there is no secondary implant, so the substrate is used.
Thin Oxide
\ FOX
* W
Active
Region
Figure B-1 2
The oxide grown during ANNL is essential for the proper operation of the CBKR with the barrier.
The necessity of such an insulating layer is the sole purpose of this oxide.
Figure B-1 3
The Ti:W is patterend to cover only the cross-contact. No barrier is required at the
metal contact.
If aluminum spike through the active area, the device is still operable.
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TiW Nitride
V!i&itW!iif8i','i WBBBS* "ilii
Active
Region
TiW Silicide
Figure B-14
The LPTNA process results in silicide formation onlywhere Ti:W contacts silicon.
For this reason the process is called self-aligning.
*
Active
Region
Al-Si 1 %
Figure B-1 5
The CBKR is completed when the top metal has been patterned and sintered.
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Van Der Pauw
Al-Si 1%
Active Area
/TiW Nitride
/Ti:W Silicide
Figure B-16
This Van Der Pauwmeasures the sheet resistance of the experimental barrier over doped silicon.
For the pMOS process, both the cathode and anode implants are so measured. These are labeled Primarywith (P w) and
Secondary with (S w).
FOX
;-:;;
:.-. .-.-. ......,..-.'.-.-.-.-.-...,..-:-.-'.-.;-'.-:...-. -- -.;:-
:'::::>?:s x: mmm :sx -imm >mm
Al-Si 1%
Active Area
Figure B-1 7
This structure is used to determine the sheet resistance of the substrate. This structure is repeated for both the Primary
(P w/o) and the Secondary (S w/o) implants. For the nMOS process, the Secondary implant is non-existant.
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~^ fAl-Si 1%
/Ti:W Nitride
BaMBBMBMfflMaittliHMMKaBBIfi^^ |
FOX
Figure B-1 8
For this type of structure, the thin films are isolated from the substrate by the field oxide.
Both LPTNA Ti:W and aluminum are so measured.
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Appendix C: Electrical Data
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Diode Series Resistance Graphs
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-V Traces from Diodes Receiving No Sinter
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RBS Spectra of As-Deposited Films
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